

## Enhancing the L0 Muon Trigger: project goals and needs

### SMARTHEP Edge Machine Learning school (23-27 Sept 2024, CERN)

Oliver Kortner (MPI), Verena Martinez Outschoorn (UMass Amherst) Maria Carnesale (CERN), Rimsky Rojas (CERN)



# **Enhancing the LO Muon Trigger**

**LO MDT trigger:** improve the robustness of L0 muon trigger system against the potential loss of performance due to aging RPC detectors and to improve acceptance coverage

<b>Hit Extraction</b>	Segment Fitting	Momentum
RPCs provide seeds to identify MDT hits from a muon & set up segment fitting step	RPCs provide timing to calibrate hits and derive segments	RPCs provi coordinate estimate since non-ur
<pre>************************************</pre>		

Pattern recognition algorithms to identify regions of interest with only MDT hits


Timing of the muons to determine bunch crossing with Tile or only MDTs

Momentum estimation without a second coordinate from RPCs


### **Plenty of room for innovative ML algorithms!**

#### n Estimation

vide second e for the  $p_T$ e the B-field is Iniform



**Exotic signatures:** additional trigger strategies for non-pointing signatures from decay of longlived exotic particles



#### Implement novel trigger strategies in firmware

Starting from displaced muons, but also interested in closeby muons, high multiplicity signatures, slow moving or highly ionizing particles







## **Enhancing the LO Muon Trigger**

Goal is to be forward-thinking and use ML in FPGAs

• Study different algorithms/approaches for L0 Muon triggers in case of loss of RPC performance or coverage

- identifying the crossing position of a passing muon
- position and angle






## **Enhancing the LO Muon Trigger**

### **FPGA** implementation

- Can target the current L0 Muon trigger hardware (Xilinx VU13P FPGA) using HLS4ML
- Explore potential improvements using different hardware

### Use already existing frameworks developed for ML inference on FPGA such as:



deep learning models on FPGA

