

1 DRD 7: Proposal for an R&D Collaboration on:  
2 Electronics and On-Detector Processing

3 **The DRD7 Collaboration**

4 May 21, 2024

5 Jerome Baudot<sup>1</sup>, Marcus French<sup>2</sup>, Ruud Kluit<sup>3</sup>, Angelo Rivetti<sup>4</sup>, Frank Simon<sup>5,\*</sup>,  
6 Francois Vasey<sup>6,\*</sup>

7 **(DRD7 Steering Committee)**

8 Marlon Barbero<sup>7</sup>, Sophie Baron<sup>6</sup>, Giulio Borghello<sup>6</sup>, Michele Caselle<sup>5</sup>, Davide Ceresa<sup>6</sup>,  
9 Francesco Crescioli<sup>8</sup>, Manuel Da Rocha Rolo<sup>4</sup>, Oscar Augusto De Aguiar Francisco<sup>9</sup>, Conor  
10 Fitzpatrick<sup>9</sup>, Marek Idzik<sup>10</sup>, Kostas Kloukinas<sup>6</sup>, Szymon Kulis<sup>6</sup>, Xavi Llopert Cudie<sup>6</sup>, Niko  
11 Neufeld<sup>6</sup>, Jeffrey Prinzie<sup>11</sup>, Iain Sedgwick<sup>2</sup>, Walter Snoeys<sup>6</sup>, Jan Troska<sup>6</sup>, Mark Willoughby<sup>2</sup>

12 **(DRD7 Work Package Conveners)**

13 \* Co-chairs of the Steering Committee

14 <sup>1</sup>Université de Strasbourg, CNRS, IPHC, Strasbourg, France

15 <sup>2</sup>UKRI-STFC RAL, Chilton, Didcot, Oxfordshire, UK

16 <sup>3</sup>NIKHEF, Amsterdam, Netherlands

17 <sup>4</sup>INFN, Torino, Italy

18 <sup>5</sup>Karlsruhe Institute of Technology, Karlsruhe, Germany

19 <sup>6</sup>CERN, Geneva, Switzerland

20 <sup>7</sup>CPPM, Aix-Marseille Université, CNRS/IN2P3, France

21 <sup>8</sup>Université Paris Cité, CNRS, LPNHE, Paris, France

22 <sup>9</sup>University of Manchester, Manchester, UK

23 <sup>10</sup>AGH University, Krakow, Poland

24 <sup>11</sup>Katholieke Universiteit, Leuven, Belgium

25  
26 **Contents**

27	<b>1 Introduction</b>	<b>4</b>
28	<b>2 Collaborating Institutes</b>	<b>4</b>
29	<b>3 Organisation of the Collaboration</b>	<b>5</b>
30	3.1 Scientific Organisation . . . . .	6
31	3.2 Governance . . . . .	6
32	3.3 Path towards forming the DRD7 Collaboration . . . . .	8
33	<b>4 Description of the Work Packages, Working Group and Projects</b>	<b>10</b>
34	<b>5 Work Package 7.1: Data density and power efficiency</b>	<b>12</b>
35	5.1 Project 7.1a . . . . .	14
36	5.2 Project 7.1b . . . . .	15
37	5.3 Project 7.1c . . . . .	16
38	<b>6 Work Package 7.2: Intelligence on the detector</b>	<b>17</b>
39	6.1 Project 7.2b . . . . .	18
40	6.2 Project 7.2c . . . . .	19

41	<b>7 Work Package 7.3: 4D and 5D techniques</b>	<b>20</b>
42	7.1 Project 7.3a . . . . .	21
43	7.2 Project 7.3b1 . . . . .	22
44	7.3 Project 7.3b2 . . . . .	23
45	<b>8 Work Package 7.4: Extreme environments</b>	<b>24</b>
46	8.1 Project 7.4a . . . . .	26
47	8.2 Project 7.4b . . . . .	27
48	8.3 Project 7.4c . . . . .	28
49	<b>9 Work Package 7.5: Backend systems and commercial-off-the-shelf components</b>	<b>29</b>
50	9.1 Project 7.5a . . . . .	30
51	9.2 Project 7.5b . . . . .	31
52	<b>10 Work Package 7.6: Complex imaging ASICs and technologies</b>	<b>32</b>
53	10.1 Project 7.6a . . . . .	33
54	10.2 Project 7.6b . . . . .	34
55	<b>11 Working Group 7.7: Tools and technologies</b>	<b>35</b>
56	<b>A Appendix A: Detailed list of contributors to work packages and projects, per</b>	
57	<b>country and institute</b>	<b>37</b>
58	<b>B Appendix B: Projects Description</b>	<b>40</b>
59	B.1 Work Package 7.1: Data density and power efficiency . . . . .	40
60	B.1.1 Project 7.1a: Silicon Photonics Transceiver Development . . . . .	40
61	B.1.2 Project 7.1b: Powering Next Generation Detector Systems . . . . .	45
62	B.1.3 Project 7.1c: WADAPT (Wireless Allowing Data and Power Transmission)	50
63	B.2 Work Package 7.2: Intelligence on the detector . . . . .	56
64	B.2.1 Project 7.2b: Radiation Tolerant RISC-V System-On-Chip . . . . .	56
65	B.2.2 Project 7.2c: Virtual Electronic System Prototyping . . . . .	61
66	B.3 Work Package 7.3: 4D and 5D techniques . . . . .	66
67	B.3.1 Project 7.3a: High performance TDC and ADC blocks at ultra-low power .	66
68	B.3.2 Project 7.3b1 Strategies for characterizing and calibrating sources impacting	
69	time measurements . . . . .	71
70	B.3.3 Project 7.3b2: Timing Distribution Techniques . . . . .	75
71	B.4 Work Package 7.4: Extreme environments . . . . .	79
72	B.4.1 Project 7.4a: modelling and Development of Cryogenic CMOS PDKs and IP	79
73	B.4.2 Project 7.4b: Radiation Resistance of Advanced CMOS Nodes . . . . .	84
74	B.4.3 Project 7.4c: Cooling and cooling plates . . . . .	89
75	B.5 Work Package 7.5: Backend systems and commercial-off-the-shelf components . . .	94
76	B.5.1 Project 7.5a: DAQOverflow . . . . .	94
77	B.5.2 Project 7.5b: From Front-End to Back-End with 100GbE . . . . .	98
78	B.6 Work Package 7.6: Complex imaging ASICs and technologies . . . . .	103
79	B.6.1 Project 7.6a: Common Access to Selected Imaging Technologies . . . . .	103
80	B.6.2 Project 7.6b: Shared access to 3D integration . . . . .	108
81	B.7 Working Group 7.7: Tools and Technologies . . . . .	112
82	B.7.1 A Hub-based structure . . . . .	112
83	B.7.2 Hub roles and requirements . . . . .	113
84	B.7.3 Timeline . . . . .	113
85	<b>C Appendix C: Projects Description - Confidential Details</b>	<b>114</b>
86	C.1 Work Package 7.1: data density and power efficiency . . . . .	114
87	C.2 Work Package 7.2: intelligence on the detector . . . . .	116
88	C.3 Work Package 7.3: 4D and 5D techniques . . . . .	117
89	C.4 Work Package 7.4: Extreme environments . . . . .	119
90	C.5 Work Package 7.5: Backend systems and commercial-off-the-shelf components . . .	121

91	C.6 Work Package 7.6: Complex imaging ASICs and technologies . . . . .	123
92	C.7 Summary details of contributions to work packages and projects, per country and	
93	institute . . . . .	125

## 1 Introduction

The undersigned institutes intend to form a new CERN DRD collaboration to develop future electronic systems and technologies for particle physics detectors. This intention was expressed in a Letter of Intent [1] submitted to the DRDC on 15 September 2023, and is now formalized in this proposal.

As documented in the ECFA R&D Roadmap [2], high-performance electronic systems are a key aspect of all future detector projects. The complexity and cost of the necessary developments are high and continue to increase. Delivery of new detectors will require a greater level of coordination and better ways of cooperative working within the field, and the new DRD7 collaboration will provide the platform to support this approach.

The collaboration's work will include development and demonstration of new hardware, firmware, and software concepts relevant to the requirements of medium- and long-term detector projects. The Technology Readiness Level (TRL) of the investigated themes will be low (typically 1 to 5), targeting in priority disruptive, transformative, far reaching goals. This will differentiate many electronics projects carried out in DRD7 from the higher TRL level components needed in the short term to perform detector developments in other DRDs . The collaboration will however also facilitate access to expertise, tools, and industry vendors in support of the entire DRD programme, and will act as a focal point for development of future common standards and approaches. It will support both specific technical goals in the area of electronics, and the general strategic recommendations of the Roadmap.

The collaboration will bind together the efforts of experts across a range of European and international institutes, ranging from large laboratories to individual researchers with particular expertise. Major electronic systems are now too complex for any single institute to implement alone, often requiring expertise in disparate technologies. Through adoption of open development practices and support for the sharing of IP, we will increase the efficiency and capability of all participants. The large laboratories will continue to facilitate access to advanced tools and technologies on behalf of the collaboration as a whole. The work of all DRD collaborations will be supported by adoption of common standards for IP integration and interfaces, and through well-supported workflows for electronic system and component simulation, design, and verification. The development of new detector electronic systems will therefore be a joint enterprise between this and other DRD collaborations, involving sharing of both people and resources.

## 2 Collaborating Institutes

68 Institutes from 19 countries intend to collaborate to DRD7. They are listed in Fig 1 below.

Country	Institute	Email address
AT	Graz University of Technology, Institute of Electronics	alicja.michalowska@tugraz.at
BE	KU Leuven	levi.marien@kuleuven.be
CA	Sherbrooke University	serge.charlebois@usherbrooke.ca
Cern	CERN	francois.vasey@cern.ch
CH	EPFL	edoardo.charbon@epfl.ch
	University of Geneva, DPNC	anna.sfyria@cern.ch
DE	Bergische Universitaet Wuppertal	wagner@uni-wuppertal.de
	Deutsches Elektronen-Synchrotron (DESY)	christian.reckleben@desy.de
	Fachhochschule Dortmund	michael.karagounis@fh-dortmund.de
	Forschungszentrum Jülich	A.Zambanini@fz-juelich.de
	Karlsruhe Institute of Technology (KIT)	frank.simon@kit.edu
	MPG HLL	lca@hll.mpg.de
	RWTH Aachen University, Physics Institute IB	feld@physik.rwth-aachen.de
EE	Tallinn University of Technology (TalTech)	andrii.chub@taltech.ee
ES	Centre for Energy, Environmental and Technological Research (CIEMAT)	cristina.fernandez@ciemat.es
	Galician Institute of High Energy Physics (IGFAE)	antonio.fernandez.prieto@cern.ch
	Instituto de Fisica Corpuscular (IFIC ) Valencia	Arantza.Oyanguren@ific.uv.es
	Instituto de Fisica de Cantabria (IFCA)	ivan.vila@csic.es
	Instituto de Microelectrónica de Barcelona (IMB-CNM)	miguel.ullan@imb-cnm.csic.es
	Instituto Tecnológico de Aragón (ITAINNOVA)	farteche@itainnova.es
	Universidad de Oviedo	santiago.folgueras@cern.ch
	University of Barcelona-CCUB	dgascon@fqa.ub.edu
FR	CEA-LETI	cedric.dehos@cea.fr
	Institut Polytechnique de Paris, CNRS-IN2P3, OMEGA	taille@in2p3.fr
	Laboratoire d'Annecy de Physique des Particules (LAPP)	Pierre.Delebecque@lapp.in2p3.fr
	Laboratoire de Physique de Clermont - LPC	lderamo@cern.ch
	Laboratoire de physique nucléaire et de hautes énergies (LPNHE)	giovanni.calderini@lpnhe.in2p3.fr
	Univeristy Grenoble Alpes, CNRS, LEGI	damien.colombet@univ-grenoble-alpes.fr
	Université Aix-Marseille, CNRS-IN2P3, CPPM	legac@cppm.in2p3.fr
	Université Claude Bernard Lyon 1, CNRS-IN2P3, IP2I	d.contardo@ipnl.in2p3.fr
	Université de Strasbourg, CNRS-IN2P3, IPHC	jerome.baudot@iphc.cnrs.fr
	Université Grenoble Alpes, CNRS-IN2P3, LPSC	fmalek@psc.in2p3.fr
	Université Paris-Saclay, CEA, IRFU	florent.bouyjou@cea.fr
	Université Paris-Saclay, CNRS-IN2P3, IJClab	daniel.charlet@ijclab.in2p3.fr
IL	Tel-Aviv University	Yan.Benhammou@cern.ch
IT	INFN Pisa	Fabrizio.Palla@cern.ch
	INFN Torino	darochar@to.infn.it
	INFN-Arcadia project, represented by INFN Torino	darochar@to.infn.it
	Scuola Superiore Sant'Anna Pisa	claudio.oton@santannapisa.it
	Università degli Studi di Milano and INFN Sezione di Milano	attilio.andreaZZa@mi.infn.it
	Università di Padova	piero.giubilato@unipd.it
	University of Bergamo / INFN Pavia / University of Pavia	luigi.gaioni@unibg.it
	University of Trento	philippe.velha@unitn.it
	University of Udine	stefano.saggini@uniud.it
JP	KEK, High Energy Accelerator Research Organization	kisisita@post.kek.jp
KR	Daegu Gyeongbuk Institute of Science and Technology (DGIST)	gain.kim@dgist.ac.kr
	Gangneung-Wonju National University (GWNNU)	elizabeth.locci@cern.ch
NL	NIKHEF	r.kluit@nikhef.nl
NO	Norwegian Institutes (UiB, UiO, USN) represented by University of Bergen (UiB)	johan.alme@uib.no
PL	University of Krakow AGH	Marek.Idzik@cern.ch
SE	University of Uppsala	richard.brenner@physics.uu.se
UK	Imperial College	g.iles@imperial.ac.uk
	Queen Mary University of London (QMUL)	m.bona@qmul.ac.uk
	UKRI-STFC Rutherford Appleton Laboratory (RAL)	mark.prydderch@stfc.ac.uk
	University College London (UCL)	a.korn@ucl.ac.uk
	University of Birmingham	S.J.Hillier@bham.ac.uk
	University of Bristol	David.Cussans@Bristol.ac.uk
	University of London Royal Holloway	veronique.boisvert@rhul.ac.uk
	University of Manchester	conor.fitzpatrick@cern.ch
	University of Oxford; Rutherford Appleton Laboratory	prof.jocelyn.monroe@gmail.com
	University of Warwick	karolos.potamianos@cern.ch
US	Argonne National Laboratory (ANL)	jinlong.zhang@cern.ch
	Brookhaven National Laboratory (BNL)	chc@bnl.gov
	Fermilab National Laboratory (FNAL)	dbraga@fnal.gov
	Ohio State University	gan.1@osu.edu
	SLAC National Accelerator Laboratory	lorenzor@slac.stanford.edu
	University of Boston	angelo.giacomo.zecchinelli@cern.ch
	University of Minnesota	rusack@umn.edu

Figure 1: Institutes collaborating to DRD7

### 127 3 Organisation of the Collaboration

128 The DRD7 collaboration was formed in a bottom-up process following community meetings so-  
129 licitating input to its scientific program. The scientific organisation of the collaboration closely  
130 follows the Detector R&D Research Themes for electronics defined in the ECFA Detector R&D  
131 Roadmap, with some modifications accounting for items that have emerged during the community

132 meetings. The governing bodies of the collaboration have also emerged from the experience of the  
133 collaboration forming process. Both the scientific organisation and the governance of DRD7 are  
134 outlined in the following sections. This reflects an evolution from the ad-hoc structure in place  
135 during the proposal phase of the collaboration, and includes bodies typical for collaborations in  
136 high energy physics as well as DRD7-specific elements tailored to needs and working style of the  
137 community. It represents a proposal for the organisation at this point, the final structure of DRD7  
138 will be decided by the Collaboration Board (see below) once DRD7 has been approved.

### 139 3.1 Scientific Organisation

140 The scientific work in the collaboration is organised in R&D projects, each with a well-defined  
141 scope defined for an initial duration of three years. The projects are grouped into six development  
142 areas (organized as Work Packages), complemented by a Working Group with a wider transversal  
143 role in coordination and support for which a mandate has been defined (WG7.7):

- 144 • Data density and power efficiency (WP 7.1)
- 145 • Intelligence on the detector (WP 7.2)
- 146 • 4D and 5D techniques (WP 7.3)
- 147 • Extreme environments (WP 7.4)
- 148 • Backend systems and commercial-off-the-shelf components (WP 7.5)
- 149 • Complex imaging ASICs and technologies (WP 7.6)
- 150 • Tools and Technologies (WG 7.7)

151 In the first six areas, a number of well-defined projects with clear development goals address  
152 the priority themes highlighted in the ECFA detector R&D roadmap. Currently, 15 projects are  
153 proposed. These projects will provide specific technical outputs, and act as pathfinders towards  
154 a new vision for future electronic systems based on multilateral cooperation in electronics devel-  
155 opments. Resources to implement these projects are available, or will be sought from national  
156 funding agencies and large laboratories. For the seventh area (WG7.7), the working group will be  
157 tasked with proposing an implementation scheme according to the vision described in its mandate.

158 The Work Packages and associated projects are described in sections 5 to 10 below. 11 describes  
159 the transversal Working Group. The Collaboration will remain open to new projects and is intended  
160 to continue and evolve in the long-term. Regular calls for new projects and participants will be  
161 issued on a yearly basis. New project proposals will be first reviewed and pre-selected by the  
162 respective work package conveners and subsequently passed to the Steering Committee for final  
163 selection and proposal to the Collaboration Board. Changes to running projects (in scope or  
164 participating institutes) will be handled in a similar way.

### 165 3.2 Governance

166 The main governing bodies of the DRD7 collaboration are the **Collaboration Board**, the **Steer-**  
167 **ing Committee**, with the chairperson and deputy chairperson of the Steering Committee as the  
168 main representatives of the collaboration, and the **Resources Board**. The scientific structure of  
169 the collaboration is represented by the Work Package (Working Group) Conveners. Note that in  
170 the following discussion often no explicit distinction is made between Work Package and Work-  
171 ing Group in terms of governance, since the structure in that regard is identical. Work Package  
172 Conveners and Steering Committee come together in the **Technical Committee**. Collaboration  
173 membership is defined by contributions to one or several DRD7 projects.

174 Subsection 3.3 provides further context for the structure of the collaboration bodies and the  
175 composition of their membership in the proposal phase, and lays out the transition process after  
176 collaboration forming.

177 The structure of the DRD7 collaboration is sketched in figure 2, with details on the individual  
178 bodies given below.

179




Figure 2: Structure of the DRD7 collaboration. Connections between projects and work packages are omitted for clarity.

- 180
- The **DRD7 collaborators** are the project contributors. They are regrouped into the Work Package corresponding to their project development area, as defined in the scientific structure of the collaboration.
- 181
- 182
- The **Work Packages** are led by **Conveners** (two or three per WP) who oversee the projects and animate regular forums where the specialists community is invited to exchange ideas and reflect. The forums are the place where collaboration members (the project contributors) meet their observing peers from other backgrounds or DRDs. Topics under discussion derive from the Work Package projects, but may also include material suggested by observing partners. The concrete scientific and technical work within the **Projects** is coordinated by self-organized structures, which are established in consultation with the corresponding WP conveners.
- 183
- 184
- 185
- 186
- 187
- 188
- 189
- 190
- In addition to forums, more formal links with other DRDs may be established if required, by for instance organizing periodic meetings between the DRD7 Technical Committee and the DRD-link-persons for electronics.
- 191
- 192
- 193
- Conveners also organize and chair the work package sessions during the periodic DRD7 collaboration workshops, and aggregate material for the annual DRD7 progress report.
- 194
- 195
- The transversal **Working Group** WG7.7 is organized analogous to the work packages described above, with the distinction that it does not host projects. Instead, it has a transverse mandate to propose an implementation solution for a hub-based structure in the HEP community.
- 196
- 197
- 198
- 199
- The **Steering Committee** guides the Collaboration and represents it to the outside world, in particular to the DRDC. The Steering Committee follows the progress and activities of the Work Packages. It updates the R&D vision of the Collaboration and calls regular DRD7 workshops to report publicly on the progress of the R&D effort. Each year, the Steering Committee issues the annual DRD7 progress report and presents it to the Collaboration Board. The Steering Committee nominates Work Package Conveners, to be approved by the Collaboration Board.
- 200
- 201
- 202
- 203
- 204
- 205
- 206

207 The Steering Committee proposes a Chairperson and a Deputy from its members for approval  
208 by the Collaboration Board. They jointly chair the committee and serve as the **Spokesper-**  
209 **son** and **Deputy Spokesperson** of the collaboration, constituting the main representatives  
210 and contact points. The term of office is one year, and while extensions are possible, rotation  
211 among the members is desired.

212 The Steering Committee consists of four to eight members, ideally representing the scien-  
213 tific and regional diversity of the collaboration. The term of membership in the Steering  
214 Committee is three years, normally renewable once. To ensure continuity as well as changes  
215 in membership, each year up to two members of the Steering Committee will be replaced.  
216 Candidates are expected to be identified by an ad-hoc search committee mandated by the  
217 collaboration board, and are elected and appointed by the collaboration board.

218 • The Work Package Conveners and the Steering Committee collectively form the **Technical**  
219 **Committee** which tracks projects, organizes internal reviews and monitors progress. It  
220 is the Technical Committee which issues recommendations to the projects and drafts the  
221 annual DRD7 progress report. The Technical Committee will also oversee presentations and  
222 publications in the framework of DRD7. It is expected that concrete procedures will be  
223 worked out and documented in the initial phase of the collaboration.

224 • The **DRD7 Collaboration Board** is the scientific and technical representation of the collab-  
225 orating institutions. Each contributing institute sends one representative to the Collaboration  
226 Board. The board meets at least once per year to discuss progress and vision, ideally at the  
227 time of the DRD7 workshop. It approves the annual DRD7 progress report, the eventual  
228 proposals for new projects, work packages and contributors, appoints the Steering Committee  
229 members and endorses the Spokesperson, Co-Spokesperson and the Work Package Conveners  
230 nominated by the Steering Committee.

231 The Collaboration Board elects a chairperson from among its members, who will serve for a  
232 period of two years. A renewal is possible, but a rotation among institutes is desired.

233 • The **DRD7 Resources Board** represents the funding agencies supporting the projects in  
234 the collaboration. This representation can be through representatives of collaborating insti-  
235 tutions, or delegated to a body acting on behalf of one or several institutions. The Resources  
236 Board meets at least annually, ideally at the time of the DRD7 workshop. It approves the  
237 annual DRD7 progress report and the eventual proposals for new projects and contributors.

### 238 3.3 Path towards forming the DRD7 Collaboration

239 During the collaboration forming phase, DRD7 has been guided by an ad-hoc Steering Committee  
240 with two co-chairs to be able to cover the intense workload of this phase in an effective and flexible  
241 manner. The membership of the Steering committee has evolved from the original membership of  
242 Task Force 7 of the ECFA Detector R&D Roadmap in place during the development of the roadmap,  
243 with the goal of achieving a broad representation of the relevant community while involving the  
244 main national laboratories in this strategic community-shaping exercise, and ensuring continuity  
245 with the roadmap recommendations.

246 The Steering Committee has appointed the Work Package Conveners, who in turn have guided  
247 the proposal phase for the first slate of projects of the collaboration. The selection of conveners has  
248 been driven by the requirement of a strong creation force for the formation of a new collaboration.  
249 The conveners were selected based on their recognized expert's status to drive the process with  
250 strength and credibility.

251 Once DRD7 is approved, the transition to the regular governance structure described in section  
252 3.2 will be managed in a smooth way. As a first step, the Collaboration Board will be convened  
253 to elect its chair. The board members will then be asked for nominations of Steering Committee  
254 members, with the majority of current Steering Committee members expected to be willing to con-  
255 tinue in their role for at least another year and being available as candidates. The Collaboration  
256 Board will then elect the members of the Steering Committee. Once in place, the Steering Com-  
257 mittee will propose the Work Package Conveners, again with the expectation that the majority of  
258 those currently active in these roles will be willing to continue while being open to nominations,



259 rotation and increased diversity wherever possible. From the second year on, the rolling renewal  
260 of the Steering Committee will enter into effect, subject to Collaboration Board approval.

## 4 Description of the Work Packages, Working Group and Projects

The future R&D topics for electronics have been organised into a small number of coherent, but necessarily overlapping, themes. Each of these themes is developed in a Work Package through projects proposed by a set of institutes wishing to collaborate on a specific topic. Projects are thus proposed bottom-up according to the expertise, ambition and resources of the collaborating partners. They do not result in an exhaustive line of R&D for a given theme, but are representative of what the community can achieve at a given point in time.

The following six sections give an overview of the projects proposed in the six Work Packages of DRD7 as listed in 3.1 above. The last section 11 describes a model for future ASICs developments which WG7.7 is invited to reflect on and propose an implementation for. Comparing with the ECFA R&D Roadmap for electronics, the development themes which were not explicitly picked up by projects are: intelligent power management; advanced data reduction techniques (AI/ML); novel on-chip architectures; and reliability, fault tolerance and detector control. In this proposal, cooling is considered part of WP7.4 (extreme environments); depending on the evolution of the forming DRD8 Collaboration, some cooling-related projects may be best integrated in DRD8. If necessary, this will be fine tuned in due-time to best match the needs of the projects.

The resource information is provided in two complementary ways: first, integrated for each WP on a yearly basis, and second, project-by-project with average yearly numbers over the first three years of the collaboration. It is split into two categories, the available resources representing personnel and funds available at the participating institutes, and additional resources needed. The latter is the estimated additional requirement to achieve the full planned scope of the respective project. These additional resources are expected to be acquired through funding applications of the project partners, with the corresponding uncertainties.

To summarize, the projects and their work packages are listed in Table 1 below. Full details are available in Appendix B (public information) and Appendix C (confidential information). The detailed list of contributors to projects and working groups is in Appendix A.

Table 1: DRD7 work packages, working group and projects

<b>WP7.1</b>	<b>PROJECTS</b>
Data density and power efficiency	<b>7.1a</b> Silicon Photonics transceiver development <b>7.1b</b> Powering next generation detector systems <b>7.1c</b> Wireless Data And Power Transmission (WADAPT)
<b>WP7.2</b>	
Intelligence on the detector	<b>7.2b</b> Radiation tolerant RISC-V SoC <b>7.2c</b> Virtual electronic system prototyping
<b>WP7.3</b>	
4D and 5D techniques	<b>7.3a</b> High performance TDC and ADC blocks at ultra-low power <b>7.3b1</b> Strategies for characterizing and calibrating sources impacting time measurements <b>7.3b2</b> Timing distribution techniques
<b>WP7.4</b>	
Extreme environments	<b>7.4a</b> Device modelling and development of cryogenic CMOS PDKs and IP <b>7.4b</b> Radiation resistance of advanced CMOS nodes <b>7.4c</b> Cooling and cooling plates
<b>WP7.5</b>	
Backend systems and COTS components	<b>7.5a</b> DAQOverflow <b>7.5b</b> From FE to BE with 100GbE
<b>WP7.6</b>	
Complex imaging ASICs and technologies	<b>7.6a</b> Common access to selected imaging technologies <b>7.6b</b> Shared access to 3D integration
<b>WG7.7</b>	
Tools and Technologies	<b>7.7</b> A Hub-based structure for ASICs developments

## 5 Work Package 7.1: Data density and power efficiency

More channels and more bits per sample require higher data rates inside and out of the front-end ASICs. Novel link technologies must be developed to cope with higher data rates, to connect neighbouring detector layers for advanced data reduction techniques, and to do so with reduced mass and power. Critical technologies include radiation-hard optical links, wireline, wireless, and free-space optics;

Low-power design techniques are needed at the front-end, including novel architectures. Efficient power distribution, power converter and regulator devices, and protection circuits are required to minimise detector mass and heating. Efficient readout controllers must work in concert with DAQ to optimally aggregate, buffer and transmit data to maximise the utilisation factor of very high bandwidth off-detector links.

The institutes contributing to WP7.1 and the aggregated Work Package resources are shown in figures 3 and 4 below. The Projects supported by WP7.1 are summarized in sections 5.1, 5.2 and 5.3.

Institutes	WP7.1a	WP7.1b	WP7.1c	Projects
<b>AT</b>			<b>1</b>	<b>1</b>
Graz University of Technology, Institute of Electronics			1	1
<b>CA</b>	<b>1</b>			<b>1</b>
Sherbrooke University	1			1
<b>Cern</b>	<b>1</b>	<b>1</b>		<b>2</b>
CERN	1	1		2
<b>DE</b>	<b>3</b>	<b>2</b>		<b>5</b>
Bergische Universitaet Wuppertal	1			1
Deutsches Elektronen-Synchrotron (DESY)	1			1
Fachhochschule Dortmund		1		1
Karlsruhe Institute of Technology (KIT)	1			1
RWTH Aachen University, Physics Institute IB		1		1
<b>EE</b>		<b>1</b>		<b>1</b>
Tallinn University of Technology (TallTech)		1		1
<b>ES</b>	<b>1</b>	<b>1</b>		<b>2</b>
Galician Institute of High Energy Physics (IGFAE)	1			1
Instituto Tecnológico de Aragón (ITAINNOVA)		1		1
<b>FR</b>			<b>2</b>	<b>2</b>
CEA-LETI			1	1
Université Grenoble Alpes, CNRS-IN2P3, LPSC			1	1
<b>IL</b>			<b>1</b>	<b>1</b>
Tel-Aviv University			1	1
<b>IT</b>	<b>4</b>	<b>2</b>	<b>2</b>	<b>8</b>
INFN Pisa	1		1	2
Scuola Superiore Sant'Anna Pisa	1		1	2
Università degli Studi di Milano and INFN Sezione di Milano	1	1		2
University of Trento	1			1
University of Udine		1		1
<b>KR</b>			<b>1</b>	<b>1</b>
Gangneung-Wonju National University (GWNU)			1	1
<b>SE</b>			<b>1</b>	<b>1</b>
University of Uppsala			1	1
<b>UK</b>	<b>2</b>			<b>2</b>
Imperial College	1			1
University of Birmingham	1			1
<b>US</b>	<b>2</b>		<b>1</b>	<b>3</b>
Argonne National Laboratory (ANL)	1			1
Fermilab National Laboratory (FNAL)	1			1
Ohio State University			1	1
<b>Projects</b>	<b>14</b>	<b>8</b>	<b>8</b>	<b>30</b>

Figure 3: Institutes contributing to WP 7.1

7.x.y		FTE available				add. FTE needed				funds available [kEUR]				add. funds needed [kEUR]			
x	y	2024	2025	2026	>2026	2024	2025	2026	>2026	2024	2025	2026	>2026	2024	2025	2026	>2026
1	a	25.7	25.7	25.7	25.7	8.0	8.0	8.0	8.0	440.0	440.0	440.0	440.0	250.0	250.0	250.0	250.0
1	b	6.4	5.1	4.2	4.6	4.2	5.4	6.9	6.4	100.0	140.0	20.0	95.0	63.0	88.0	153.0	125.0
1	c	6.4	4.9	3.9	1.0	5.3	8.4	8.7	1.0	343.0	180.0	0.0	0.0	335.0	590.0	575.0	130.0
	total 7.1	<b>38.5</b>	<b>35.7</b>	<b>33.8</b>	<b>31.3</b>	<b>17.5</b>	<b>21.8</b>	<b>23.6</b>	<b>15.4</b>	<b>883.0</b>	<b>760.0</b>	<b>460.0</b>	<b>535.0</b>	<b>648.0</b>	<b>928.0</b>	<b>978.0</b>	<b>505.0</b>

Figure 4: Resources overview of WP 7.1

302

## 5.1 Project 7.1a

303

304

305

*This project aims to develop high-speed optical transceivers based on Silicon Photonics technology for use in a wide range of future particle physics applications from low-temperature neutrino detectors to high-radiation environment HL-HLC pixel detectors.*

<b>Project Name</b>	Silicon Photonics Transceiver Development (WP7.1a)
<b>Project Description</b>	Develop high-speed optical transceivers based on Silicon Photonics technology. Duration 4-5 years.
<b>Innovative/strategic vision</b>	First opportunity to design and operate custom optical data transmission systems in HEP detectors.
<b>Performance Target</b>	100 Gb/s per fibre optical readout with 2.5 Gb/s control optical link operating at a BER of $10^{-12}$ . Radiation tolerance up to $1 \times 10^{16}$ particles/cm <sup>2</sup> and 10 MGy and power consumption of 250 mW. Cryogenic temperature operation for some lower-speed variants.
<b>Milestones and Deliverables</b>	<b>M7.1a.1</b> (M12) Cryogenic test of SiPh PIC <b>M7.1a.2</b> (M12) Submission of Ring Modulator Driver <b>D7.1a.1</b> (M12) Delivery of WDM test PIC <b>M7.1a.3</b> (M24) Radiation test of WDM PIC <b>D7.1a.2</b> (M24) Delivery of packaged WDM PIC <b>M7.1a.4</b> (M30) Submission of photodiode TIA <b>M7.1a.5</b> (M36) System test of WDM PIC with Driver
<b>Multi-disciplinary, cross-WP content</b>	Silicon Photonics combines data-density, timing distribution, Back-end, as well as 2.5/3D integration, with the need for foundry access to specialist processes.
<b>Contributors</b>	CA: Sherbrooke CERN DE: DESY, KIT, Wuppertal ES: IGFAE UK: Birmingham, Imperial IT: INFN Milano, INFN Pisa, Sant'Anna, Uni. Trento US: Argonne, Fermilab
<b>Available resources</b>	25.7 FTE/yr 440k/yr
<b>Add'l resource need</b>	8 FTE/yr 250k/yr

306

## 5.2 Project 7.1b

307

308

309

310

*This project aims to develop power distribution schemes and their voltage/current regulators and converters for use in a wide range of future particle physics applications, from low-temperature neutrino detectors to high-radiation environment HL-HLC pixel detectors and beyond (future collider experiments)*

<b>Project Name</b>	Powering Next Generation Detector Systems (WP7.1b)
<b>Project Description</b>	Develop power distribution schemes and their voltage/current regulators. Duration 4-5 years.
<b>Innovative/strategic vision</b>	Develop very efficient converters (at least 90% at high load, 10A), and at unprecedented radiation hardness up to $1 \times 10^{16}$ particles/cm <sup>2</sup> and 10 MGy . New technologies as CMOS High voltage 0.18um will be used along with new Gallium Nitride (GaN).
<b>Performance Target</b>	High-efficiency (at least 90% at high load) converters for serial and parallel powering schemes for high voltage conversion and around 75% for fully integrated DCDC in 28nm technology. Radiation tolerance up to $1 \times 10^{16}$ particles/cm <sup>2</sup> and 10 MGy
<b>Milestones and Deliverables</b> , see Appendix B.1.2 for details of activities.	<b>M7.1b.2</b> (M12) Test results on first prototypes of a linear regulator and a resonant converter in 28nm technology <b>M7.1b.1,3,4,5</b> (M24) Tests on parallel and serial GaN DCDC converter prototypes with custom air core inductors <b>D7.1b.1,3,4,6</b> (M36) Delivery of a report on high voltage (48V) DC-DC converter for serial and parallel powering schemes
<b>Multi-disciplinary, cross-WP content</b>	Power distribution scheme combines connection with Back-end power supplies and integration of the on-chip regulation in the front-end ASICs (Pixel, strips and monolithic)
<b>Contributors</b>	AT: TU Graz CERN DE: FH Dortmund, RWTH Aachen University EE: Tallinn University of Technology (TalTech) ES: ITAINNOVA IT: INFN Milan, University of Udine (UNIUD), University of Milan (UNIMI)
<b>Available resources</b>	5.2 FTE/yr 87k/yr
<b>Add'l resource need</b>	5.4 FTE/yr 101k/yr

311 **5.3 Project 7.1c**

312 *This project aims to develop wireless technology based on a millimeter wave (mmw) transceiver IC*  
 313 *as well as on Free Space Optics to connect neighboring detector layers, providing increased data*  
 314 *rates, high power efficiency and high density of data links, with the aim of reducing mass and power*  
*consumption.*

<b>Project Name</b>	WADAPT (WP7.1c)
<b>Project Description</b>	Develop millimeter wave Wireless technology together with Free Space Optics technology to connect neighboring detector layers with the aim of reducing mass and power consumption. Wireless power transmission will also be explored.
<b>Innova- tive/strategic vision</b>	First attempt to provide a promising alternative to cables and optical links that would revolutionize the detector design. Removing partly or totally cables would be a major advance in reducing the amount of spurious matter spoiling the measurement of the particle parameters. In addition wireless technology allows efficient partitioning of detectors in topological regions of interest, with the possibility of adding intelligence on the detector to perform four-dimensional reconstruction of the tracks and vertices online.
<b>Performance Target</b>	Radial wireless readout for pixel detectors. Data from detector front-end modules can be serialized as channels up to 10 Gb/s and be aggregated across detector layers (25 to 100 Gb/s). Commercially available technology has demonstrated radiation hardness amply sufficient for envisaged lepton colliders. Radiation hard transceivers will be developed in order to match radiation levels expected at future hadron colliders, maximum fluence at HL-LHC is $2 \times 10^{16}$ particles/cm <sup>2</sup> and at FCC-hh is $6 \times 10^{16}$ particles/cm <sup>2</sup> .
<b>Milestones and Deliverables</b>	<b>M7.1c.1,2,3</b> (M12,24,36) Intermediate annual reports <b>D7.1c.4</b> (M24) Delivery of report summarising a proof of principle demonstration of multi-hop RF data transmission using commercial ICs <b>D7.1c.7</b> (M24) Delivery of a design of an optimized RF transceiver IC <b>D7.1c.10</b> (M36) Delivery of a test report demonstrating FSO data transmission, integration, radiation hardness <b>M7.1c.4</b> (M36) Demonstrators made available and training organized.
<b>Multi-disciplinary, cross-WP content</b>	mmw technology and FSO technology will as much as possible aim at developing common tools as common interfaces and common test benches in order to ease performance comparison in a given context and provide the users with adapted solutions. After proof of principle, the ultimate goal would be to generalize the use of wireless data-links to other detectors, with the potential of adding on-detector intelligence. This is however beyond the scope of this 3-years project and further system and implementation analysis will then be required. Some collaborations with group developing radiation hard ICs, 4D and monolithic techniques could be envisaged.
<b>Contributors</b>	FR: CEA-Leti, LPSC IL: Tel-Aviv IT: INFN Pisa, Scuola Superiore Sant'Anna KR: GWNU SE: Uppsala US: Ohio State University
<b>Available resources</b>	5 FTE /yr; 174k /yr
<b>Add. resource need</b>	7.5 FTE /yr; 500k /yr

315



## 6 Work Package 7.2: Intelligence on the detector

Front-end programmability, modularity and configurability must be vastly enhanced in order to allow fewer, more versatile front-end electronics to be developed;

Radiation-tolerant processors and programmable logic elements with common interfaces and protocols will allow re-use of shared developments;

High level system modelling will enable optimizing the overall readout chain efficiency for a given power and bandwidth budget, while providing a robust specification and verification framework for the hardware design phase.

The institutes contributing to WP7.2 and the aggregated Work Package resources are shown in figures 5 and 6 below. The Projects supported by WP7.2 are summarized in sections 6.1 and 6.2. Project 7.2a (e-FPGA) is not yet ready for launch and will be added to the Work Package portfolio in a future round.

Institutes	WP7.2b	WP7.2c	Projects
<b>BE</b>	<b>1</b>		<b>1</b>
KU Leuven	1		1
<b>Cern</b>	<b>1</b>	<b>1</b>	<b>2</b>
CERN	1	1	2
<b>DE</b>	<b>1</b>		<b>1</b>
Fachhochschule Dortmund	1		1
<b>FR</b>		<b>1</b>	<b>1</b>
Université de Strasbourg, CNRS-IN2P3, IPHC		1	1
<b>UK</b>	<b>4</b>		<b>4</b>
UKRI-STFC Rutherford Appleton Laboratory (RAL)	1		1
University of Bristol	1		1
University of London Royal Holloway	1		1
University of Warwick	1		1
<b>US</b>	<b>1</b>		<b>1</b>
Fermilab National Laboratory (FNAL)	1		1
<b>Projects</b>	<b>8</b>	<b>2</b>	<b>10</b>

Figure 5: Institutes contributing to WP 7.2

7.x.y		FTE available				add. FTE needed				funds available [kEUR]				add. funds needed [kEUR]			
x	y	2024	2025	2026	>2026	2024	2025	2026	>2026	2024	2025	2026	>2026	2024	2025	2026	>2026
2	a	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
2	b	6.7	6.2	5.7	5.5	7.2	8.2	8.2	8.2	20.0	50.0	50.0	100.0	5.0	20.0	40.0	20.0
2	c	3.0	3.0	3.0	3.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0
	total 7.2	<b>9.7</b>	<b>9.2</b>	<b>8.7</b>	<b>8.5</b>	<b>7.2</b>	<b>8.2</b>	<b>8.2</b>	<b>8.2</b>	<b>20.0</b>	<b>50.0</b>	<b>50.0</b>	<b>100.0</b>	<b>5.0</b>	<b>20.0</b>	<b>40.0</b>	<b>20.0</b>

Figure 6: Resources overview of WP 7.2

328  
329  
330

## 6.1 Project 7.2b

*The project aims to develop a radiation-hardened System-On-Chip (SoC) based on the RISC-V ISA standard.*

<b>Project Name</b>	Radiation Tolerant RISC-V System-On-Chip (WP7.2b)
<b>Project Description</b>	Develop a radiation-hardened SoC based on the RISC-V ISA standard according to the roadmap defined in M7.2b.1. Topics: 1- SoC architectures 2- Radiation Tolerance design methodology, 3- Verification methodology, 4- SoC generator toolchain. Duration 5-6 years.
<b>Innovative/strategic vision</b>	Develop a technology and a design platform to anticipate and adapt the challenges and opportunities of the future Electronic systems and IC design.
<b>Performance Target</b>	The following targets will be defined in M7.2b.2: Processing Speed Power Consumption Radiation Tolerance Memory and Storage Communication Interfaces Scalability and Flexibility Verification and Testing
<b>Milestones and Deliverables</b>	<b>M7.2b.1</b> (M12) Rad-Tol RISC-V SoC roadmap <b>M7.2b.2</b> (M24) SoC architectures proposal <b>D7.2b.3</b> (M36) Delivery of Rad-Tol SoC building block test chip
<b>Multi-disciplinary, cross-WP content</b>	Electronics Engineering - Digital Design Computer Science - Embedded Systems Systems Engineering - Integration and Testing
<b>Contributors</b>	DE: FH Dortmund BE: KU Leuven CERN UK: UKRI-STFC RAL UK: Royal Holloway University Of London UK: University of Warwick UK: University of Bristol US: Fermilab
<b>Available resources</b>	6.15 FTE/year 40 kEUR/year
<b>Add'l resource need</b>	7.9 FTE/year 21.7 kEUR/year

331 **6.2 Project 7.2c**

332 *The project aims to develop a simulation of the readout chain of a particle detector at a high level*  
 333 *modelling the essential components and processes that occur from the moment particles interact*  
 334 *with the detector to the digital readout of the collected data.*

<b>Project Name</b>	Virtual Electronic System Prototyping (WP7.2c)	
<b>Project Description</b>	Develop frameworks for high-level simulation of particle detectors.	
	<b>Topics:</b> <b>1-</b> Signal generation in detector elements <b>2-</b> Digitization and Signal Processing <b>3-</b> Data readout architecture Topics 1. and 3. aim to create independent frameworks that can be used as a single toolchain. Topic 2. will be better defined during the project and might converge in one of the two frameworks or represent a third framework of the chain. Duration 3-4 years.	
<b>Innovative/strategic vision</b>	Develop a toolchain for virtual prototyping to: <b>1-</b> model detector at high-level <b>2-</b> perform architectural studies <b>3-</b> provide a reference model for the verification	
<b>Performance Target</b>	<b>Topic 1:</b> Cluster multiplicity: 1-10 Position resolution: $<10 \mu m$ Time resolution: 10 ps to 100 ns <b>Topic 2:</b> to be defined in M7.2c.2 <b>Topic 3:</b> Accuracy: Event/Cycle-level Speed: hundred thousand transactions per second Scalability: readout components library Verification: integrate in verification environment User-Friendly: docs & support for user-only roles	
<b>Milestones and Deliverables</b>	<b>D7.2c.1</b> (M12) Delivery of a release of the PixESL framework <b>M7.2c.2</b> (M12) Target/methodology for Topic 2 <b>M7.2c.3</b> (M18) Model Common interface ASIC <b>D7.2c.4</b> (M24) Delivery of a release of the detector simulation tool-chain.	
<b>Multi-disciplinary, cross-WP content</b>	<b>Detector Technologies:</b> support various detector technologies <b>Particle Physics Models:</b> integration of comprehensive particle physics models <b>Geometric Configurations:</b> ability to define and customize the geometry <b>Data Formats:</b> support for common data formats <b>Monte Carlo Techniques:</b> implementation of Monte Carlo methods for simulating particle interactions and energy depositions, <b>Electronics Simulation:</b> accurate modeling of the readout electronics <b>Readout Architectures:</b> support triggered and data-driven systems	
<b>Contributors</b>	CERN FR: IPHC Strasbourg USER: PSI (CH), UK Cons., INFN Cagliari (IT)	
<b>Available resources</b>	3.0 FTE/year	0 kEUR/year
<b>Add'l resource need</b>	0.0 FTE/year	0 kEUR/year

## 7 Work Package 7.3: 4D and 5D techniques

High 4D-(timing as well as spatial) resolution requires developing solutions to improve the noise-speed-resolution trade-offs in advanced technologies with low supply voltage and high transistor density, along with achieving an unprecedented precision for the distribution of frequency and time references. Combination with accurate measurement of the energy deposited gives the additional possibility of “5D”-capabilities.

For High-performance sampling (TDC, ADC), high-4D resolution requires a solution to the difficult noise-speed-resolution trade-offs in advanced technologies with low supply voltage and high transistor density;

For High-precision timing, distribution of precise frequency and time references remains vital for all readout systems. The performance of these systems will be pushed to unprecedented levels by 4D sensors, for which distribution is a limiting factor. There are no ready-made solutions at hand, and the challenge is even bigger in radiation environments.

The institutes contributing to WP7.3 and the aggregated Work Package resources are shown in figures 7 and 8 below. The Projects supported by WP7.3 are summarized in sections 7.1, 7.2 and 7.3.

Institutes	WP7.3a	WP7.3b1	WP7.3b2	Projects
<b>AT</b>	<b>1</b>			<b>1</b>
Graz University of Technology, Institute of Electronics	1			1
<b>Cern</b>		<b>1</b>	<b>1</b>	<b>2</b>
CERN		1	1	2
<b>ES</b>	<b>1</b>			<b>5</b>
Centre for Energy, Environmental and Technological Research (CIEMAT)			1	1
Instituto de Física de Cantabria (IFCA)			1	1
Instituto de Microelectrónica de Barcelona (IMB-CNM)			1	1
Instituto Tecnológico de Aragón (ITAINNOVA)			1	1
University of Barcelona-ICCUB	1			1
<b>FR</b>	<b>4</b>	<b>1</b>	<b>2</b>	<b>7</b>
Institut Polytechnique de Paris, CNRS-IN2P3, OMEGA	1			1
Laboratoire de Physique de Clermont - LPC		1		1
Université Aix-Marseille, CNRS-IN2P3, CPPM	1		1	2
Université Claude Bernard Lyon 1, CNRS-IN2P3, IP2I	1			1
Université Paris-Saclay, CEA, IRFU	1			1
Université Paris-Saclay, CNRS-IN2P3, IJClab			1	1
<b>KR</b>	<b>1</b>			<b>1</b>
Daegu Gyeongbuk Institute of Science and Technology (DGIST)	1			1
<b>NL</b>			<b>1</b>	<b>1</b>
NIKHEF			1	1
<b>PL</b>	<b>1</b>			<b>1</b>
University of Krakow AGH	1			1
<b>UK</b>			<b>1</b>	<b>1</b>
University of Bristol			1	1
<b>US</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>3</b>
SLAC National Accelerator Laboratory	1			1
University of Boston		1		1
University of Minnesota			1	1
<b>Projects</b>	<b>9</b>	<b>3</b>	<b>10</b>	<b>22</b>

Figure 7: Institutes contributing to WP 7.3

7.x.y		FTE available				add. FTE needed				funds available [kEUR]				add. funds needed [kEUR]			
		2024	2025	2026	>2026	2024	2025	2026	>2026	2024	2025	2026	>2026	2024	2025	2026	>2026
3	a	7.5	7.2	7.2	1.5	6.0	8.0	8.0	4.0	520.0	520.0	435.0	0.0	250.0	265.0	325.0	280.0
3	b1	1.5	1.5	1.5	1.5	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0
3	b2	7.2	6.8	4.7	3.6	2.0	3.0	5.6	7.1	162.5	117.5	30.0	10.0	50.0	170.0	265.0	265.0
	total 7.3	<b>16.2</b>	<b>15.5</b>	<b>13.4</b>	<b>6.6</b>	<b>8.0</b>	<b>11.0</b>	<b>13.6</b>	<b>11.1</b>	<b>682.5</b>	<b>637.5</b>	<b>465.0</b>	<b>10.0</b>	<b>300.0</b>	<b>435.0</b>	<b>590.0</b>	<b>545.0</b>

Figure 8: Resources overview of WP 7.3

351

## 7.1 Project 7.3a

352

*This project aims to develop ultra-low power high performance TDC and ADC blocks for use in a wide range of future particle physics experiments.*

353

<b>Project Name</b>	High performance TDC and ADC blocks at ultra-low power (WP7.3a)
<b>Project Description</b>	Development of high performance, ultra-low power TDC and ADC blocks. Duration 3 years. A further extension is planned after 3 years.
<b>Innovative/strategic vision</b>	Develop high-performance, ultra-low power TDC and ADC blocks in advanced CMOS technologies, ready to be deployed as key components of SoC readout ASICs for a variety of future particle detectors.
<b>Performance Target</b>	High resolution ( $\sim 10$ ps) TDC and medium-high resolution (10-14 bits) fast sampling ( $>40$ MSps) ADC blocks. High performance, especially ultra-low power consumption, should be confirmed with a very good Figure of Merit, compared to the state-of-the-art solutions obtained using the same CMOS technology and characterized by similar parameters
<b>Milestones and Deliverables</b>	<p><b>M7.3a.1</b> (M12) Report on design of ADCs and related blocks</p> <p><b>M7.3a.2</b> (M12) Report on design of TDCs and related blocks</p> <p><b>M7.3a.3</b> (M24) Progress report on development of ADCs and related blocks</p> <p><b>M7.3a.4</b> (M24) Progress report on development of TDCs and related blocks</p> <p><b>D7.3a.1</b> (M36) Delivery of prototype ASICs of ADCs and related blocks</p> <p><b>D7.3a.2</b> (M36) Delivery of prototype ASICs of TDCs and related blocks.</p>
<b>Multi-disciplinary, cross-WP content</b>	TDCs and ADCs are common blocks of readout ASICs for wide range of detector systems.
<b>Contributors</b>	<p>AT: TU Graz</p> <p>ES: ICCUB</p> <p>FR: CEA IRFU, CPPM, IP2I, OMEGA</p> <p>KR: DGIST</p> <p>PL: AGH</p> <p>US: SLAC</p>
<b>Available resources</b>	7.3 FTE/yr 500k/yr
<b>Addt'l resource need</b>	7.3 FTE/yr 280k/yr

354

## 7.2 Project 7.3b1

355

356

357

358

359

*This project aims to study and propose generic data-driven calibration strategies for the time measurements in detectors requiring high precision timing. These include simulation, impact studies and data-based calibration strategies of phase variations in all or part of the detector timing distribution tree (for example jumps due to resets in the electronics system and or temperature dependent phase drift), as well as the calibration of the front-end TDC timewalk and non-linearities.*

<b>Project Name</b>	Strategies for characterizing and calibrating sources impacting time measurements (WP7.3b1)
<b>Project Description</b>	Generic data-driven impact studies and calibration strategies of phase variations for timing detectors. Duration 3 years.
<b>Innovative/strategic vision</b>	First opportunity to have a common strategy between the different experiments for data-driven timing studies.
<b>Performance Target</b>	Design of a protocol of measurement. Development of simulation tools in the different experiments. Definition of common figures of merit. Measurement of the properties in test facilities to compare with the predictions. Design of calibration chain inside the different experiments.
<b>Milestones and Deliverables</b>	<b>D7.3b1.1</b> (M12) Delivery of a report summarising common metrics and description of the effects for simulation <b>M7.3b1.1</b> (M24) Implementation of measurements on realistic DAQ chain <b>D7.3b1.2</b> (M36) Delivery of a report summarising the items (hardware or software) to be improved for the next generation of experiments.
<b>Multi-disciplinary, cross-WP content</b>	Concerns all state-of-the-art timing detectors and therefore requires a unified approach which is proposed by this project. Reciprocal reports with DRD7.3a & 7.3b2
<b>Contributors</b>	CERN: ATLAS HGTD, CMS HGCAL FR: Université Clermont Auvergne. CNRS-IN2P3, LPCA (ATLAS HGTD) US: Boston University (CMS ETL)
<b>Available resources</b>	1.5 FTE/yr (ATLAS & CMS core funds) 0 kEUR <sup>1</sup>
<b>Add'l resource need</b>	0 FTE 0 kEUR <sup>1</sup>

<sup>1</sup> The teams will have full access to simulation processors, detector simulation data & test-benches

360 **7.3 Project 7.3b2**

361 *This project aims to study and propose strategies to optimize and assess ultimate precision and*  
 362 *determinism of timing distribution systems for future detectors. The precision target of upcoming*  
 363 *timing detectors is now enforcing new figures of merit to be taken into account in addition to the*  
 364 *traditional random jitter, such as clock phase stability and determinism (at picosecond level). Such*  
 365 *metrics are systems- and COTS-specific and need to be carefully assessed. In addition, generic*  
 366 *solutions shall be provided to mitigate the various kinds of instabilities brought by the selected*  
 367 *components. This project will be carried out in tight collaboration with its counterpart project*  
 368 *based on simulation (7.3b1): Strategies for characterizing and calibrating sources impacting time*  
 369 *measurements.*

<b>Project Name</b>	Timing Distribution Techniques (WP7.3b2)	
<b>Project Description</b>	Bench-marking of the performance of COTS- or custom-based solutions to assess achievable timing precision and determinism. Investigation of generic solutions to mitigate the observed limitations.	
<b>Innovative/strategic vision</b>	Common effort of the community to explore limits of COTS and reach ambitious timing precision not targeted by commercially available solutions	
<b>Performance Target</b>	Develop and compare implementations on different COTS and custom platforms. Studies and implementation of FPGA-agnostic or ground-breaking solutions to improve phase stability.	
<b>Milestones and Deliverables</b>	<b>M7.3b2.1</b> (M12) Specification for a light-weight timing and synchronization protocol also capable of passing fixed latency messages <b>D7.3b2.2</b> (M18) Deliver a report comparing the phase determinism of various FPGAs (PolarFire, Agilix, Versal) and potential mitigation mechanisms <b>D7.3b2.3</b> (M18) Delivery of first demonstrators of the light-weight protocol, and of a generic deterministic link based on AMD FPGAs and DDMTD + DCPS ASICs from University of Minnesota <b>M7.3b2.2</b> (M18) Submission of a unique chip for Phase Monitoring and Phase Shifting (PMPS) <b>D7.3b2.4</b> (M24) Delivery of a report on White Rabbit for 4D detectors and for Agilix FPGA <b>D7.3b2.5</b> (M36) Delivery of a report summarising a proof of concept demonstration of a FPGA-Agnostic Cascaded Link (FACL) with PMPS ASIC.	
<b>Multi-disciplinary, cross-WP content</b>	Distribution is critical and universal to all detectors requiring timing. DRD7.3b1 and 7.3b2 will feed each other with simulation and assessed figures	
<b>Contributors</b>	CERN: HPTD team ES: CIEMAT, ITAINNOVA, CSIC (IFCA & IMB-CNM) FR: IN2P3 (CPPM, IJCLab) UK: Bristol University NL: Nikhef USA: The University of Minnesota	
<b>Available resources</b>	18.7 FTE over 3 years	310 kEUR over 3 years
<b>Add'l resource need</b>	10.6 FTE over 3 years	485 kEUR over 3 years

## 8 Work Package 7.4: Extreme environments

Future technologies will need to cope with extreme environments and required longevity:

Cryogenic conditions: Cryogenic detectors offer high sensitivity and resolution for future neutrino and dark matter experiments, but are challenging for the operation of microelectronics. Readout of new sensor types (some operating at mK) requires thorough characterisation and modelling of ASIC technologies, exploration of new data transfer concepts, development of multiplexing technologies, and novel readout and control;

Radiation-hardness: In future particle physics experiments, particularly at energy-frontier colliders, particle fluences are extreme. ASICs, optoelectronics, powering devices, and on- or near-detector FPGAs must be designed and qualified for radiation-hardness;

Cooling: Sub-detector systems may consume tens or hundreds of kilowatts, predominantly in the front-end ASICs. At the same time sensors must be cooled to minimise leakage current and noise and to avoid thermal runaway. Critical technologies are micro-channels in silicon and novel heat-conducting materials.

The institutes contributing to WP7.4 and the aggregated Work Package resources are shown in figures 9 and 10 below. The Projects supported by WP7.4 are summarized in sections 8.1, 8.2 and 8.3.

Institutes	WP7.4a	WP7.4b	WP7.4c	Projects
<b>AT</b>	<b>1</b>	<b>1</b>		<b>2</b>
Graz University of Technology, Institute of Electronics	1	1		2
<b>CA</b>	<b>1</b>			<b>1</b>
Sherbrooke University	1			1
<b>Cern</b>		<b>1</b>		<b>1</b>
CERN		1		1
<b>CH</b>	<b>1</b>			<b>1</b>
EPFL	1			1
<b>DE</b>	<b>1</b>		<b>1</b>	<b>2</b>
Deutsches Elektronen-Synchrotron (DESY)			1	1
Forschungszentrum Jülich	1			1
<b>ES</b>	<b>1</b>		<b>2</b>	<b>3</b>
Instituto de Física Corpuscular (IFIC ) Valencia			1	1
Instituto de Microelectrónica de Barcelona (IMB-CNM)			1	1
University of Barcelona-ICCUB	1			1
<b>FR</b>		<b>1</b>	<b>5</b>	<b>6</b>
Laboratoire d'Annecy de Physique des Particules (LAPP)			1	1
Laboratoire de physique nucléaire et de hautes énergies (LPNHE)			1	1
Univeristy Grenoble Alpes, CNRS, LEGI			1	1
Université Aix-Marseille, CNRS-IN2P3, CPPM		1	1	2
Université Grenoble Alpes, CNRS-IN2P3, LPSC			1	1
<b>IT</b>	<b>1</b>	<b>2</b>		<b>3</b>
INFN Torino	1			1
Università di Padova		1		1
University of Bergamo / INFN Pavia / University of Pavia		1		1
<b>JP</b>	<b>1</b>			<b>1</b>
KEK, High Energy Accelerator Research Organization	1			1
<b>UK</b>	<b>2</b>		<b>1</b>	<b>3</b>
University of London Royal Holloway	1			1
University of Manchester			1	1
University of Oxford; Rutherford Appleton Laboratory	1			1
<b>US</b>	<b>1</b>			<b>1</b>
Fermilab National Laboratory (FNAL)	1			1
<b>Projects</b>	<b>10</b>	<b>5</b>	<b>9</b>	<b>24</b>

Figure 9: Institutes contributing to WP 7.4



7.x.y		FTE available				add. FTE needed				funds available [kEUR]				add. funds needed [kEUR]			
x	y	2024	2025	2026	>2026	2024	2025	2026	>2026	2024	2025	2026	>2026	2024	2025	2026	>2026
4	a	6.6	5.1	4.6	3.0	4.0	7.5	7.5	7.5	48.0	50.0	40.0	20.0	110.0	191.0	251.0	140.0
4	b	4.1	3.4	2.0	1.5	2.0	2.0	3.3	3.3	124.0	169.0	20.0	50.0	45.0	65.0	205.0	205.0
4	c	7.7	6.1	5.1	1.0	0.5	4.0	7.0	4.5	102.0	83.0	0.0	0.0	90.0	205.0	275.0	240.0
	total 7.4	<b>18.4</b>	<b>14.6</b>	<b>11.7</b>	<b>5.5</b>	<b>6.5</b>	<b>13.5</b>	<b>17.8</b>	<b>15.3</b>	<b>274.0</b>	<b>302.0</b>	<b>60.0</b>	<b>70.0</b>	<b>245.0</b>	<b>461.0</b>	<b>731.0</b>	<b>585.0</b>

Figure 10: Resources overview of WP 7.4

## 8.1 Project 7.4a

The project will focus on cryogenic device modelling from selected CMOS technology nodes, the

development of "cold" Process Design Kits (PDKs) and mixed-signal CMOS IP blocks and mixed-

signal demonstrator chips for cryogenic operation.

<b>Project Name</b>	Device modelling and Development of Cryogenic CMOS PDKs and IP (WP7.4a)
<b>Project Description</b>	Device modelling from selected CMOS technology nodes, development of "cold" Process Design Kits (PDKs), design and characterisation of mixed-signal CMOS IP blocks and demonstrator chips for photon detection in (LAr, LXe) noble liquid experiments, quantum computing interface and sensing.
<b>Innovative/strategic vision</b>	The aggregation of the international research teams will create the critical mass needed for the construction of infrastructures and tools, needed for device characterisation and modelling , towards the development of cold PDKs and cold-IP blocks. These will be made available to a wider community working towards the construction of frontier particle and photon cryogenic detectors.
<b>Performance Target</b>	cold PDK for a deep sub-micron CMOS technology, with temperature corners at 165-87-77-4K, cold IP blocks demonstrated on board of a multi-channel mixed-mode demonstrator chip.
<b>Milestones and Deliverables</b>	<b>D7.4a.1</b> (M9) Deliver a specification and requirements document for a full-chip demonstrator. <b>M7.4a.2</b> (M18) Cold-PDK for TSMC28nm complete <b>M7.4a.3</b> (M26) Tapeout of full-demonstrator chip <b>D7.4a.4</b> (M38) Deliver a report of full-demonstrator silicon chip characterisation.
<b>Multi-disciplinary, cross-WP content</b>	The availability of reliable device models and PDKs for advanced CMOS technology nodes, qualified for operation at cryogenic temperatures, will pave the way for the development of cryo-qualified CMOS IP blocks suitable for integration on complex mixed-signal ASICs for DRD2 and DRD5.
<b>Contributors</b>	Graz University of Technology (Austria) University of Sherbrooke (Canada) Forschungszentrum Jülich (Germany) INFN (Italy) KEK (Japan) ICCUB, University of Barcelona (Spain) EPFL (Switzerland) RHUL (UK) University of Oxford (UK) Fermilab (US)
<b>Available resources</b>	5.4 FTE/yr 46k/yr
<b>Add'l resource need</b>	6.3 FTE/yr 184k/yr

391 **8.2 Project 7.4b**

392 *This project investigates the radiation response of CMOS technologies from the 28nm node onward*  
 393 *for use in the next generations of ASICs for particle detectors.*

<b>Project Name</b>	Radiation Resistance of Advanced CMOS Nodes (WP7.4b)
<b>Project Description</b>	This project aims to evaluate the radiation response (total ionizing dose TID, single event effects SEE, and displacement damage DD) of commercial CMOS technologies more advanced than the 65nm node for use in the next generations of ASICs for particle detectors. Duration 4-5 years.
<b>Innovative/strategic vision</b>	Understanding the effects of radiation on CMOS technologies is essential for the design of ASICs used in particle detectors. This project represents a first and crucial step in evaluating the performance of advanced CMOS nodes for the unique environment of particle detectors.
<b>Performance Target</b>	Deepen the knowledge of the radiation response of 40nm and 28nm technologies and begin to study finFETs technologies.
<b>Milestones and Deliverables</b>	<b>D7.4b.1</b> (M12) Deliver a 28nm CMOS front-end (FE) circuits for pixel sensors prototype; TID test of IP-blocks in 28nm node <b>D7.4b.2</b> (M18) Deliver a chip in 28nm CMOS including matrices of FE channels for readout of pixel sensors <b>M7.4b.3</b> (M24) Radiation test of FE structures; Design and testing of rad-hard memory elements in 28nm node <b>D7.4b.4</b> (M36) Deliver a prototype in FinFET technology including IP blocks for pixel readout circuits.
<b>Multi-disciplinary, cross-WP content</b>	In order to ensure the success of projects involving ASIC design for particle detectors, it is imperative to consider the radiation resistance of the technologies used. On the other hand, the definition of radiation qualification would greatly benefit from the input of the designer. For example, ASICs developed in WP7.3a must be radiation tolerant and could also serve as valuable test vehicles to evaluate radiation effects.
<b>Contributors</b>	CERN AT: TU Graz IT: INFN Pavia, Uni. Bergamo, Uni. Padova, Uni. Pavia FR: CPPM
<b>Available resources</b>	3.2 FTE/yr 104k/yr
<b>Addt'l resource need</b>	2.4 FTE/yr 105k/yr

394

### 8.3 Project 7.4c

395

*This project focuses on the development of the next generation of cooling plates for front-end electronics and sensors based on different materials/techniques. The main goal is to explore manufacturing techniques while improving electronics integration with a cost-effective solution.*

396

397

398

399

400

*Note that depending on the evolution of the forming DRD8 Collaboration, some cooling-related projects may be best integrated in DRD8. This will be fine tuned in due-time to best match the needs of the projects.*

<b>Project Name</b>	Cooling and cooling plates (WP7.4c)
<b>Project Description</b>	Development of the general purpose next generation of microchannels cooling structures to deliver excellent cooling performance, minimal material budget, and better electronics integration. Duration about 2+ years.
<b>Innovative/strategic vision</b>	Better integration of electronics features to the cooling plates especially in dense electronics applications. Better scalability considering alternative manufacturing techniques (more cost-effective). Thermal performance numerical simulation tools for new applications.
<b>Performance Target</b>	Different topics will explore different combinations of the following parameters: power dissipation (up to $2\text{W}/\text{cm}^2$ ), material budget ( $\leq 0.5\%X_0$ ), integration and/or cost. Different experiments will be able to profit from the portfolio created and optimize those solutions for their final application. The progress will be tracked via public reports in the form of presentations, public notes and/or papers.
<b>Milestones and Deliverables</b>	<b>D7.4c.3</b> (M15) Deliver a feasibility public note or paper (topic 3) <b>M7.4c.6</b> (M24) 3D printing public note or paper (topic 4) <b>D7.4c.5</b> (M27) Deliver a report summarising fluidic and thermal tests of demonstrators public note or paper (topic 1) <b>M7.4c.7</b> (M36) Bi-phase CO <sub>2</sub> Thermo-fluidic models developed for microchannel, nuclear and annular flows, and thermal heat exchanger characterization and interconnection (topic 2).
<b>Multi-disciplinary, cross-WP content</b>	Communication with DRD8 (Mechanics) and DRD3 (Semiconductor detectors) via liaisons and workshops (e. g.: Forum on tracking mechanics) and 7.6b project (common access 3D and advanced integration) within the DRD7.
<b>Contributors</b>	CA: Sherbrooke CERN DE: DESY ES: IMB-CNM, IFIC-Valencia UK: Manchester FR: CPPM, LAPP, LEGI, LPNHE, LPSC
<b>Available resources</b>	7.7 FTE/yr (First year), 102k/yr (First year)
<b>Add'l resource need</b>	7.0/yr (Largest, on 2026), 275k/yr (Largest, on 2026)

## 9 Work Package 7.5: Backend systems and commercial-off-the-shelf components

Keeping pace with, adapting, and interfacing with COTS is mandatory when developing the backend of a state of the art electronic system: COTS computing (CPUs, GPGPUs, FPGAs, AI accelerators) and networking equipment increases performance at breathtaking pace. Since it is targeted mostly at cloud data centres, use in HEP requires adaptation and integration both at the hardware and software level. This is challenging work which needs to be repeated for every new generation of COTS;

With the trend of developing more intelligent front-ends, a possibility opens up to configure front-end ASICs to interface directly with COTS hardware at the backend. This new paradigm must be carefully investigated and compared to the traditional development of custom backend boards.

The institutes contributing to WP7.5 and the aggregated Work Package resources are shown in figures 11 and 12 below. The Projects supported by WP7.5 are summarized in sections 9.1, and 9.2. Project 7.5c (generic backend) is not yet ready for submission and may be added to the portfolio in a future round.

Institutes	WP7.5a	WP7.5b	Projects
<b>Cern</b>			<b>1</b>
CERN		1	1
<b>CH</b>	<b>1</b>		<b>1</b>
University of Geneva, DPNC	1		1
<b>ES</b>	<b>3</b>		<b>3</b>
Centre for Energy, Environmental and Technological Research (CIEMAT)	1		1
Instituto de Física Corpuscular (IFIC ) Valencia	1		1
Universidad de Oviedo	1		1
<b>FR</b>		<b>1</b>	<b>1</b>
Université Aix-Marseille, CNRS-IN2P3, CPPM		1	1
<b>NL</b>		<b>1</b>	<b>1</b>
NIKHEF		1	1
<b>UK</b>	<b>6</b>	<b>3</b>	<b>9</b>
Imperial College		1	1
Queen Mary University of London (QMUL)	1		1
UKRI-STFC Rutherford Appleton Laboratory (RAL)	1	1	2
University College London (UCL)	1		1
University of Birmingham	1		1
University of Bristol	1	1	2
University of Manchester	1		1
<b>US</b>		<b>1</b>	<b>1</b>
Brookhaven National Laboratory (BNL)		1	1
<b>Projects</b>	<b>10</b>	<b>7</b>	<b>17</b>

Figure 11: Institutes contributing to WP 7.5

7.x.y		FTE available				add. FTE needed				funds available [kEUR]				add. funds needed [kEUR]			
x	y	2024	2025	2026	>2026	2024	2025	2026	>2026	2024	2025	2026	>2026	2024	2025	2026	>2026
5	a	6.7	6.9	5.9	0.0	1.8	2.3	3.3	0.0	33.0	33.0	33.0	0.0	123.0	123.0	123.0	0.0
5	b	3.9	3.4	2.4	1.0	3.5	5.0	5.5	7.5	37.5	32.5	0.0	0.0	10.0	95.0	80.0	80.0
5	c	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	total 7.5	<b>10.6</b>	<b>10.3</b>	<b>8.3</b>	<b>1.0</b>	<b>5.3</b>	<b>7.3</b>	<b>8.8</b>	<b>7.5</b>	<b>70.5</b>	<b>65.5</b>	<b>33.0</b>	<b>0.0</b>	<b>133.0</b>	<b>218.0</b>	<b>203.0</b>	<b>80.0</b>

Figure 12: Resources overview of WP 7.5

416 **9.1 Project 7.5a**

417 *The DAQOverflow project aims to provide a benchmark of heterogeneous COTs architectures*  
 418 *alongside a open-access, repository-hosted infrastructure and set of commonly used tools and algo-*  
 419 *rithms that will keep pace with evolving COTs technologies (GPU, CPU and FPGA coprocessor*  
 420 *farms) for the purpose of cost- and performance considered near-detector, near-real-time backend*  
 421 *processing for HEP experiments.*

<b>Project Name</b>	DAQOverflow (WP7.5a)
<b>Project Description</b>	Benchmarking of heterogeneous COTs architectures and development of TDAQ tools and algorithms distributed via a common repository that are up-to-date with evolving COTs technologies for cost- and performance-considered near-detector/real-time backend processing.
<b>Innovative/strategic vision</b>	Identify experiment-agnostic common TDAQ activities, define generic benchmarks to allow easy comparison of cost/energy efficiency for various compute architectures for the purposes of backend/trigger processing. Make generic algorithms / tools available for various architectures as a repository of 'best practice'.
<b>Performance Target</b>	Cost- and performance-evaluated figures of merit (cost/energy per unit of work), mutli-disciplinary deliverables (kept up-to-date for newer generations of hardware) and distributed reference implementations and examples through a documented common repository of firmware and software. The target after three years is a community-driven, growing project of development with appropriate funding mechanism from the work package and interested users to re-benchmark for new hardwares/technologies when needed.
<b>Milestones and Deliverables</b>	<p><b>D7.5a.1</b> (M9) Delivery of first reference implementations of workflows on simpler platforms</p> <p><b>D7.5a.2</b> (M12) Delivery of a repository and documentation with format agreed upon, reference implementations hosted</p> <p><b>D7.5a.3</b> (M24) Delivery of reference implementations of workflows for a full suite of ASIC/CPU/GPU delivered</p> <p><b>D7.5a.4</b> (M30) Delivery of the benchmarking for full suite, documented and published</p> <p><b>D7.5a.5</b> (M33) Delivery of any followup benchmarks using improved algorithms on existing hardware and first benchmarks on next-gen hardware</p> <p><b>D7.5a.6</b> (M36) Delivery of any comparative performance studies between previous and current generation hardware published.</p>
<b>Multi-disciplinary, cross-WP content</b>	Commodity TDAQ hardware is cross-experiment in nature. The outcomes will be transverse to much of the DRD program for specific DAQ considerations.
<b>Contributors</b>	Instituto de Física Corpuscular (IFIC ) Valencia, University College London, University of Birmingham, University of Bristol, Rutherford Appleton Laboratory, University of Geneva, Universidad de Oviedo, University of Manchester
<b>Available resources</b>	~ 6.5 FTE/yr      ~ 30kEUR/yr
<b>Add'l resource need</b>	~ 2.5 FTE/yr      ~ 125kEUR/yr

422 **9.2 Project 7.5b**

423 *The perspective of future HEP experiments with lower radiation levels than typically seen at*  
 424 *LHC opens the door to increasing the complexity of Front-End electronics, implementing for ex-*  
 425 *ample RISC-V based processors and SoC in the Front-End. In this context, high throughput*  
 426 *100GbE-based data readout link can reasonably be envisaged. This is a new paradigm which will*  
 427 *be investigated in this DRD7.5 Project. It will be tightly linked to other Working Groups like*  
 428 *DRD7.2/RISC-V or DRD7.1/links activities.*

<b>Project Name</b>	From Front-End to Back-End with 100GbE (WP7.5b)
<b>Project Description</b>	Develop full 100Gb Ethernet-based solutions for Data Readout links from Front-End to DAQ.
<b>Innovative/strategic vision</b>	Lower radiation levels and higher data throughput in future detectors open the door to envisage and investigate 100GbE-based data readout links.
<b>Performance Target</b>	Design and performance comparison between network demonstrators of 100GbE networks based on specific protocol designs, configurations of COTS and potentially customized switches.
<b>Milestones and Deliverables</b>	<p><b>M7.5b.1</b> (M12) Delivery of a report on generic implementation of standard 100GbE on current custom Back-End boards</p> <p><b>D7.5b.1</b> (M12) Delivery of a demonstrator of a FEC-based asymmetric 100GbE link with lpGBT</p> <p><b>M7.5b.2</b> (M18) Specifications for a Macrocell for potential future 100GbE Front-End ASICs</p> <p><b>D7.5b.2</b> (M18) Delivery of smart switch specifications (document) and prototype, including a paper submission and a gitlab repository - Theme 2</p> <p><b>D7.5b.3</b> (M24) Delivery of demonstrators of a full 100GbE system</p> <p><b>D7.5b.4</b> (M24) Delivery of first prototype test ASIC including protocol IPs and test report.</p> <p><b>M7.5b.3</b> (M36) Full report with conclusion on feasibility of 100GbE-based readout links for Front-End of future detectors</p>
<b>Multi-disciplinary, cross-WP content</b>	Universal across HEP for detectors requiring high/concentrated data readout bandwidth. Tightly linked to other WP like DRD7.2/RISC-V or DRD7.1/links activities
<b>Contributors</b>	<p>CERN</p> <p>FR: CPPM CNRS/IN2P3</p> <p>NL: Nikhef</p> <p>UK: Bristol University<sup>1</sup>, Imperial College, Rutherford Lab</p> <p>US: Brookhaven National Lab<sup>1</sup></p>
<b>Available resources</b>	<p>9.7 FTE over 3 years</p> <p>70k over 3 years</p>
<b>Add'l resource need</b>	<p>14 FTE over 3 years</p> <p>185k over 3 years</p>

<sup>1</sup> The participation of this institute in the project depends on the success of the request for funds made at the end of 2023.





## 10.1 Project 7.6a

439 This project aims to provide common access to advanced imaging technologies through the orga-  
 440 nization of common fabrication runs. These are initially envisaged for the TowerJazz 180 nm,  
 441 TPSCo 65 nm ISC, and the LFoundry 110 nm CMOS imaging technologies. These will be acces-  
 442 sible for different clients in the community, among which the other DRDs like DRD3, experiments  
 443 and projects in HEP. Assembly of the reticle for the different runs is foreseen, as well as design  
 444 support for the PDK, development of special design rules, TCAD support for sensor optimization  
 445 and interfacing to the foundry. IP development is also foreseen to accelerate and streamline the  
 446 design effort. Continuation of this common access beyond the initial three years is expected. Syn-  
 447 ergy with the 7.6b 3D development will be explored possibly with already existing chips or chiplets.  
 448 Full 3D-stacked runs, offered in all three technologies, may possibly be pursued later.

<b>Project Name</b>	Common Access to Selected Imaging Technologies (WP7.6a)
<b>Project Description</b>	Provide common access and centralized support for selected CMOS imaging technologies, including specific IP development to accelerate the design effort. Duration 3 years, expected to be extended.
<b>Innovative/strategic vision</b>	Potential of monolithic technologies, confirmed by successful ALICE ITS2 tracker and the widespread community interest. Efficient and affordable technology access requires concentration of the resources in the community.
<b>Performance Target</b>	Organize common runs and efficient and cost-effective access to selected technologies.
<b>Milestones and Deliverables</b>	<p><b>TPSCo 65 nm ISC:</b></p> <p><b>M7.6a.1a</b> (M12) Completion of IP specifications  <b>M7.6a.2a</b> (M18) First version of IP complete  <b>D7.6a.1a</b> (M24) Delivery of a report summarising a foundry submission Q4 2025  <b>M7.6a.3a</b> (M36) Documentation of IP for common use</p> <p><b>TJ 180 nm (submissions subject to demand):</b></p> <p><b>M7.6a.1b</b> (M12) Completion of IP specifications  <b>M7.6a.2b</b> (M18) First version of IP complete  <b>D7.6a.1b</b> (M24) Delivery of a report summarising a foundry submission Q4 2025  <b>M7.6a.3b</b> (M36) Documentation of IP for common use</p> <p><b>LF110 nm:</b></p> <p><b>D7.6a.1c</b> (M24) Delivery of a report summarising a foundry submission Q4 2025  <b>D7.6a.2c</b> (M36) Delivery of a report summarising a foundry submission Q2 2026</p>
<b>Multi-disciplinary, cross-WP content</b>	Concerns several detectors types, calorimeters, tracking, etc. Serves other DRDs like DRD3 and DRD6, experiments and projects in HEP. Strong connection with 7.6b (e.g. 3D integration of chiplets). Requires expertise in analog and digital IC design, device design and technology, and significant testing effort.
<b>Contributors</b>	<p>CH: CERN  FR: IN2P3: CPPM, IPHC, IP2I + others  IT: INFN(TO, TIFPA, MI, BO, PD, PV, PG, PI)  NL: NIKHEF  NO: UiB, UiO and USN  UK: STFC  US: TBC, SLAC already doing effort</p>
<b>Available resources</b>	<p>TPSCo 65nm 12 FTE/yr 290k/yr  TJ 180 nm 1.5 FTE/yr 20k/yr  LF 110 nm is 8 FTE/yr 100 k/yr</p>
<b>Add'l resource need</b>	6.5FTE/yr 410k/yr (TBD)

449 **10.2 Project 7.6b**

450 *This project aims to develop essential technologies for both 2.5D and 3D integration that can be*  
 451 *quickly transposed to wafer-to-wafer 3D integration for a wide range of future particle physics*  
 452 *applications, ranging from low-temperature neutrino detectors to high-radiation environment HL-*  
 453 *HLC pixel detectors. Synergy with the 7.6a will be explored by employing either already existing*  
 454 *chips or dedicated test structures. Furthermore, 3D-integration technologies are evolving quickly*  
 455 *in industry. Therefore, exploring concrete connections with industrial partners is a key mission of*  
 456 *the project.*

<b>Project Name</b>	Shared Access to 3D Integration (WP7.6b)
<b>Project Description</b>	Develop advanced chiplet and 3D integration technologies, including the integration of SiPh chips on detector, by in-house infrastructures and third-party vendors. Initial duration of 3 years with potential for further prolongation beyond.
<b>Innovative/strategic vision</b>	Potential of silicon interposer and chiplet technologies. In-house infrastructure for quick production of prototypes/demonstrators and test vehicles, by employing bump-bonding and detector packaging technologies already available. To establish a concrete connection with the industrial partners.
<b>Performance Target</b>	Shared competences/experiences and infrastructures/processes. Build up and maintain the capability for a quickly transposed to 3D integration. Keeping a cost-effective access to selected technologies.
<b>Milestones and Deliverables</b>	<p><b>M7.6b.1</b> (M18) Establish TSVs process on Si interposer and dummy wafers</p> <p><b>M7.6b.2</b> (M24) Establish RDL process on Si dummy structures</p> <p><b>D7.6b.1</b> (M30) Delivery of report summarasing the integration of SiPh on detector by 2.5D interposer/chiplet technologies</p> <p><b>D7.6b.2</b> (M30) Delivery of a report on W2W bonding by industrial partners</p> <p><b>D7.6b.3</b> (M36) Deliver documentation of the process for the common use.</p>
<b>Multi-disciplinary, cross-WP content</b>	Strong connection with 7.1 for the integration of SiPh chip and optical fiber on detector module. Strong connection with 7.6a (e.g. 3D integration/chiplets).
<b>Contributors</b>	<p>CA: Sherbrooke</p> <p>DE: MPG-HLL, FH Dortmund, KIT</p> <p>NO: Norwegian Institutes (Uni. of Bergen (UiB), Uni. of Oslo (UiO), and Uni. of Southeast Norway (USN))</p> <p>US: Fermilab (TBC)</p>
<b>Available resources</b>	<p>5.5 FTE/yr</p> <p>390k/yr</p>
<b>Addt'l resource need</b>	<p>3 FTE/yr</p> <p>68 k/yr</p>

## 11 Working Group 7.7: Tools and technologies

The efficient delivery of the common technical goals in the area of electronics, and the strategic recommendations of the Road-map both demand that the community collectively conform to a portfolio of practices, standards and tools to enable professional and efficient collaboration.

This need is particularly acute for micro-electronics technologies, where the complexity and cost of development are extremely high and continue to increase for every new generation. The issue has been highlighted in recent years where several critical path ASIC developments for experiments have not delivered as expected. This has delayed upgrades and escalated costs with systems often requiring multiple additional foundry cycles. The particle physics community need to address this and ensure as far as is practicable that production ASIC developments deliver solutions that are robust and ready for manufacture whilst also harnessing the full potential of the wider community.

With the current deep submicron technologies, ASIC development is now a major endeavour requiring a wide skillset that many small design groups cannot deliver alone. This has left many projects exposed to greater risk of design failures than in the past. Given the number of projects and the breadth of the R&D programme taking shape under the auspices of the DRD collaborations, taking such a risk in the future is now unaffordable and unacceptable: for new large and complex ASIC developments, smaller groups will need to partner with experienced centres that possess, or have access to, the necessary expertise and tools to ensure successful submissions.

The access to semiconductor technologies that is required for future projects is also subject to strict legal control measures that are rigorously enforced by both the semiconductor manufacturers and the EDA software tool providers in a way that's intended to protect their business interests. These controls, along with strict end-use restrictions, export controls and taxation issues further complicate the situation. While these restrictions have not prevented ASIC design collaborative work and IP sharing with the right agreements in place, the community will benefit from making this process as lightweight and efficient as possible for the future.

In response to the above concerns, and in order to manage ASIC-related design risks in our distributed community, the Steering Committee invites Conveners of WG7.7 to create and steer a task force that will propose an **implementation solution for a Hub-based structure for ASICs developments in the HEP community**.

The Terms Of Reference for the task force will be:

- To establish and maintain access, for the DRD community, to state-of-the art microelectronics technologies and EDA software tools through regional collaboration and coordination (the Hubs)
- To ensure a professional approach to prototyping and production fabrication cycles by delivering best practice in design, verification and foundry submission
- To facilitate collaborative work across distributed design teams establishing the necessary infrastructure for IP block sharing, and
- To ensure that projects follow rigorous project review and submission processes to manage risks and control changes in projects

The ambition will be to be as inclusive as possible, the scope of the EDA tool provision will build on the successful Europractice model. It's extension will be evaluated on a case-by-case basis taking into account existing agreements and other possible restrictions.

More details on the proposed hub-based model can be found in appendix B.

502 **References**

- 503 [1] DRD7 steering committee. Letter of Intent DRD7: R&D Collaboration for Electronic Systems.  
504 Technical report, Geneva, September 2023.
- 505 [2] ECFA Detector R&D Roadmap Process Group. The 2021 ECFA detector research and devel-  
506 opment roadmap. Technical report, Geneva, 2020.

507 **A** Appendix A: Detailed list of contributors to work pack-  
508 ages and projects, per country and institute

Country	Institute	WP7_1a	WP7_1b	WP7_1c	1 Total	2 Total	3 Total	4 Total	5 Total	6 Total	Grand Total
AT	Graz University of Technology, Institute of Electronics	WP7_1a	WP7_1b	WP7_1c	1	1	1	1	1	1	4
AT Total					1	1	1	1	1	1	4
BE	KU Leuven				1	1	1	1	1	1	1
BE Total					1	1	1	1	1	1	1
CA	Sherbrooke University				1	1	1	1	1	1	3
CA Total					1	1	1	1	1	1	3
CERN	CERN				1	2	1	2	1	1	9
CERN Total					1	2	1	2	1	1	9
CH	EPFL				1	2	1	2	1	1	1
CH Total					1	2	1	2	1	1	1
DE	Bergische Universitaet Wuppertal				1	1	1	1	1	1	2
DE	Deutsches Elektronen-Synchrotron (DESY)				1	1	1	1	1	1	1
DE	Fachhochschule Dortmund				1	1	1	1	1	1	3
DE	Forschungszentrum Jülich				1	1	1	1	1	1	1
DE	Karlsruhe Institute of Technology (KIT)				1	1	1	1	1	1	2
DE	MPG HLL				1	1	1	1	1	1	1
DE	RWTH Aachen University, Physics Institute IB				1	1	1	1	1	1	1
DE Total					3	5	1	1	2	3	11
EE	Tallinn University of Technology (TallTech)				1	1	1	1	1	1	1
EE Total					1	1	1	1	1	1	1
ES	Centre for Energy, Environmental and Technological Research (CIEMAT)				1	1	1	1	1	1	2
ES	Galician Institute of High Energy Physics (IGFAE)				1	1	1	1	1	1	1
ES	Instituto de Física Corpuscular (IFIC) Valencia				1	1	1	1	1	1	2
ES	Instituto de Física de Cantabria (IFCA)				1	1	1	1	1	1	1
ES	Instituto de Microelectrónica de Barcelona (IMB-CNM)				1	1	1	1	1	1	2
ES	Instituto Tecnológico de Aragón (ITAINNOVA)				1	1	1	1	1	1	2
ES	Universidad de Oviedo				1	1	1	1	1	1	1
ES	University of Barcelona-ICCUB				1	1	1	1	1	1	1
ES Total					1	2	1	4	5	1	13
FR	CEA-LETI				1	1	1	1	1	1	1
FR	Institut Polytechnique de Paris, CNRS-IN2P3, OMEGA				1	1	1	1	1	1	1
FR	Laboratoire d'Annecy de Physique des Particules (LAPP)				1	1	1	1	1	1	1
FR	Laboratoire de Physique de Clermont - LFC				1	1	1	1	1	1	1
FR	Laboratoire de physique nucléaire et de hautes énergies (LPNHE)				1	1	1	1	1	1	1
FR	Université Grenoble Alpes, CNRS, LEGI				1	1	1	1	1	1	2
FR	Université Aix-Marseille, CNRS-IN2P3, CPPM				1	1	1	1	1	1	6
FR	Université Claude Bernard Lyon 1, CNRS-IN2P3, IP2I				1	1	1	1	1	1	1
FR	Université de Strasbourg, CNRS-IN2P3, IPHC				1	1	1	1	1	1	2
FR	Université Grenoble Alpes, CNRS-IN2P3, LPSC				1	1	1	1	1	1	2
FR	Université Paris-Saclay, CEA, IRFU				1	1	1	1	1	1	1
FR	Université Paris-Saclay, CNRS-IN2P3, IJCLab				1	1	1	1	1	1	1
FR Total					2	2	1	4	2	7	1
IL	Tel-Aviv University				1	1	1	1	1	1	4
IL Total					1	1	1	1	1	1	4
IT	INFN Pisa				1	1	1	1	1	1	2
IT	INFN Torino				1	1	1	1	1	1	1
IT	INFN-Arcadia project, represented by INFN Torino				1	1	1	1	1	1	1
IT	Scuola Superiore Sant'Anna Pisa				1	1	1	1	1	1	2
IT	Università degli Studi di Milano and INFN sezione di Milano				1	1	1	1	1	1	2
IT	Università di Padova				1	1	1	1	1	1	1
IT	University of Bergamo / INFN Pavia / University of Pavia				1	1	1	1	1	1	1
IT	University of Trento				1	1	1	1	1	1	1
IT	University of Udine				1	1	1	1	1	1	1
IT Total					4	2	8	1	2	3	1
JP	KEK, High Energy Accelerator Research Organization				1	1	1	1	1	1	1
JP Total					1	1	1	1	1	1	1

Figure 15: Contributors to DRD7 (part 1 of 2)

Country	Institute	Email address	1 Total		2 Total		3 Total		4 Total		5 Total		6 Total		Grand Total								
			WP7.1a	WP7.1b	WP7.1c	WP7.2b	WP7.2c	WP7.3a	WP7.3b1	WP7.3b2	WP7.4a	WP7.4b	WP7.4c	WP7.5a		WP7.5b	WP7.6a	WP7.6b					
KR	Daegu Gyeongbuk Institute of Science and Technology (DGIST)	gain.kim@dgist.ac.kr	1	1	1													1					
	Gangneung-Wonju National University (GWNU)	elizabeth.lee@cern.ch																	1				
KR Total			1	1	1														2				
NL	NIKHEF	r.kluit@nikhef.nl						1				1							1				
NL Total								1				1							1				
NO	Norwegian Institutes (UIB, UIO, USN) represented by University of Bergen (UIB)	john.aims@uib.no																	1				
NO Total																			1				
PL	University of Krakow AGH	Marek.lazik@cern.ch																	1				
PL Total																			1				
SE	University of Uppsala	richard.brenner@physics.uu.se	1	1	1														1				
SE Total			1	1	1														1				
UK	Imperial College	g.iles@imperial.ac.uk																	1				
	Queen Mary University of London (QMUL)	m.bonai@qmul.ac.uk																	1				
	UKRI-STFC Rutherford Appleton Laboratory (RAL)	mark.pryderch@stfc.ac.uk				1	1												1				
	University College London (UCL)	a.kohn@ucl.ac.uk																	1				
	University of Birmingham	S.J.Hiller@bham.ac.uk	1																1				
	University of Bristol	David.Cussans@bristol.ac.uk																	1				
	University of London Royal Holloway	veronique.boisvert@rhul.ac.uk				1	1												2				
	University of Manchester	conor.fitzpatrick@cern.ch																	1				
	University of Oxford; Rutherford Appleton Laboratory	prof.jocelyn.monroe@gmail.com																	1				
	University of Warwick	karolos.potamianos@cern.ch				1	1												1				
UK Total			2	2	4	4	1	1	2	1	3	6	3	9	1				20				
US	Argonne National Laboratory (ANL)	jilong.zhang@cern.ch	1																1				
	Brookhaven National Laboratory (BNL)	ch@bnl.gov																	1				
	Fermilab National Laboratory (FNAL)	dbraga@fnal.gov	1	1	1	1													3				
	Ohio State University	gan.1@osu.edu																	1				
	SLAC National Accelerator Laboratory	lorenzor@slac.stanford.edu																	1				
	University of Boston	angelo.giacomo.zecchinelli@cern.ch																	1				
	University of Minnesota	rusack@umn.edu																	1				
US Total			2	1	3	1	1	1	1	3	1	1	1	1	1	1	1	1	10				
Grand Total			14	8	30	8	2	10	9	3	10	22	10	5	9	24	10	7	17	10	5	15	118

Figure 16: Contributors to DRD7 (continued, part 2 of 2)

## B Appendix B: Projects Description

### B.1 Work Package 7.1: Data density and power efficiency

#### B.1.1 Project 7.1a: Silicon Photonics Transceiver Development

*This project aims to develop high-speed optical transceivers based on Silicon Photonics technology for use in a wide range of future particle physics applications from low-temperature neutrino detectors to high-radiation environment HL-LHC pixel detectors.*

<b>Project Name</b>	Silicon Photonics Transceiver Development (WG7.1a)
<b>Project Description</b>	Develop high-speed optical transceivers based on Silicon Photonics technology. Duration 4-5 years.
<b>Innovative/strategic vision</b>	First opportunity to design and operate custom optical data transmission systems in HEP detectors.
<b>Performance Target</b>	100 Gb/s per fibre optical readout with 2.5 Gb/s control optical link operating at a BER of $10^{-12}$ . Radiation tolerance up to $1 \times 10^{16}$ particles/cm <sup>2</sup> and 10 MGy and power consumption of 250 mW. Cryogenic temperature operation for some lower-speed variants.
<b>Milestones and Deliverables</b>	<b>M7.1a.1</b> (M12) Cryogenic test of SiPh PIC <b>M7.1a.2</b> (M12) Submission of Ring Modulator Driver <b>D7.1a.1</b> (M12) Delivery of WDM test PIC <b>M7.1a.3</b> (M24) Radiation test of WDM PIC <b>D7.1a.2</b> (M24) Delivery of packaged WDM PIC <b>M7.1a.4</b> (M30) Submission of photodiode TIA <b>M7.1a.5</b> (M36) System test of WDM PIC with Driver
<b>Multi-disciplinary, cross-WG content</b>	Silicon Photonics combines data-density, timing distribution, Back-end, as well as 2.5/3D integration, with the need for foundry access to specialist processes.
<b>Contributors</b>	CA: Sherbrooke CERN DE: DESY, KIT, Wuppertal ES: IGFAE GB: Birmingham, Imperial IT: INFN Milano, INFN Pisa, Sant'Anna, Uni. Trento US: Argonne, Fermilab
<b>Available resources</b>	25.7 FTE/yr 440k/yr
<b>Add'l resource need</b>	8 FTE/yr 250k/yr

#### Project Description

Optical data transmission has become ubiquitous in modern high energy physics detector readout and control systems as it offers high transmission bandwidth, low mass, electro-magnetic interference immunity, and radiation tolerance. Future detectors will continue to rely on this technology and will require different as-yet unproven characteristics depending on the target application. These include: enhanced radiation tolerance for HL-LHC detector upgrades; ultra-low mass, perhaps achieved with unprecedented levels of integration between front-end electronics and photonics; as well as cryogenic operation in neutrino detectors. This project brings together groups across national boundaries in order to address the wide range of potential applications through the use of Silicon Photonics (SiPh) technology. SiPh uses CMOS foundry processes to pattern light-manipulating structures onto SOI wafers. A growing number of commercially-available MPW services offer the HEP community the possibility to custom-design photonic devices and circuits to best address the wide variety of potential applications.



528 The project will feature various topics to be addressed by different collaborators in order to  
529 build a complete picture of the full potential offered by the SiPh technology. These are:

- 530 1. Silicon Photonic Integrated Circuit (PIC) design,
- 531 2. Silicon Photonics modulator driver design,
- 532 3. Silicon Photonics photodiode TIA design,
- 533 4. Silicon Photonics device environmental effects (Temperature, Radiation),
- 534 5. Silicon Photonics packaging,
- 535 6. Silicon Photonics system integration and testing.

### 536 **Performance Target**

537 The overall goal of this project is to design, fabricate and assemble SiPh-based transceivers targeted  
538 at different applications. Examples include: high-speed variants, allowing the transmission of 4x  
539 25 Gbps channels on four wavelengths multiplexed onto a single optical fibre; and low-speed variants  
540 for cryogenic applications. The high-speed variants might target high-radiation applications like  
541 HL-LHC detector upgrades where radiation-levels will exceed  $1 \times 10^{16}$  particles/cm<sup>2</sup> and 10 MGy,  
542 or lower radiation levels where size, mass, and power are the most important metrics. Achieving  
543 the ultimate levels of integration requires the development of packaging technologies to tightly  
544 co-package the photonics circuits with the detector front-end electronics as well as IP blocks for  
545 modulator drivers and TIAs that can be integrated directly into the front-end ASICs.

### 546 **Milestones and Deliverables**

547 **M7.1a.1** (M12) Cryogenic test of SiPh PIC: testing of a PIC will be carried out at cryogenic  
548 temperatures to establish feasibility and/or determine areas of future work.

549 **M7.1a.2** (M12) Submission of Ring Modulator Driver: the design of a Ring Modulator driver will  
550 be submitted for fabrication.

551 **D7.1a.1** (M12) Delivery of WDM test PIC: a PIC that demonstrates the use of 4-channel Wave-  
552 length Division Multiplexing (WDM) to transmit multiple Gb/s datastreams onto one optical  
553 fibre.

554 **M7.1a.3** (M24) Radiation test of WDM PIC: radiation testing (at multiple sources) will be carried  
555 out to show the feasibility of the various WDM components and system to operate in radiation  
556 environments.

557 **D7.1a.2** (M24) Delivery of packaged WDM PIC: a PIC will have optical fibres attached to it with  
558 minimal loss, ready for integration into larger systems.

559 **M7.1a.4** (M30) Submission of photodiode TIA: the design of a TIA for use with SiPh photodiodes  
560 will be submitted for fabrication.

561 **M7.1a.5** (M36) System test of WDM PIC with Driver: a high-level system test of a WDM PIC  
562 integrated with a driver ASIC will be carried out.

### 563 **Multi-disciplinary, transversal content**

564 Building, testing, and qualifying a full SiPh optical transceiver that can be used in a large number  
565 of final applications requires expertise in a very wide range of domains. Collaborators skilled in  
566 photonic device physics, ASIC design, PCB design, FPGA design, radiation effects, cryogenics,  
567 and photonic device physics are all needed. The technology developed will find use across the full  
568 range of detector systems being considered by the 2021 ECFA Detector R&D Roadmap.

569 **Contributors and areas of competence**

- 570 • **Argonne:** has experience in electronics design and testing and has worked with several  
571 industry partners on understanding and modifying silicon photonics devices for radiation  
572 hardness.
- 573 • **University of Birmingham:** Experience in the integration of detector readout systems.  
574 Wire-bonding equipment is available, along with access to neutron- proton irradiation beam-  
575 lines.
- 576 • **CERN:** has designed several SiPh PICs as well as driver and TIA circuits, has carried  
577 out system and radiation testing, and has developed fibre attachment processes for PICs.  
578 Electronic and Photonic circuit and chip design software is available, along with the necessary  
579 electronic and photonic test equipment for testing up to 30 Gb/s. Wire-bonding and fibre-  
580 attach equipment is also available. Access is available to X-ray irradiators and a proton-  
581 irradiation beamline.
- 582 • **DESY:** has designed a monolithic 50-Gb/s SiPh EPIC transceiver in CMOS technology.  
583 Electronic and photonic circuit and chip design software is available, along with the necessary  
584 electronic and photonic test equipment for testing Tx up to 12 Gb/s and Rx up to 40 Gb/s.  
585 In-house processes for bump-bonding as well as chip-and-wire are available.
- 586 • **Fermilab:** is currently developing low-power, high bandwidth photonic links for the readout  
587 of pixel detector and front end chips. The activity currently includes the development of  
588 driver circuits integrated in front end ASICs, wirebonded and co-packaged with a micro ring  
589 modulators in a photonic integrated circuit (PIC). Electronic and Photonic circuit and chip  
590 design software is available.
- 591 • **IGFAE:** has participated actively in the low-temperature vacuum environment qualification  
592 of front-end components of the LHCb VELO. Lab equipment is available for operating custom  
593 electronics in such environments.
- 594 • **Imperial College:** has designed several Readout and Control boards for HEP detectors.  
595 Board and FPGA design software is available, along with the necessary electronic and pho-  
596 tonic test equipment for testing up to 53.125 Gbaud PAM4.
- 597 • **KIT:** has designed several SiPh PICs as well as driver circuits. Electronic and Photonic  
598 circuit and chip design software is available, along with the necessary electronic and photonic  
599 test equipment for testing up to 28 Gb/s digital and 40 GHz analog. Wire-bonding and fibre-  
600 attach equipment is also available.
- 601 • **INFN Milano:** has designed and characterised many electronic ASICs. Electronic and  
602 Photonic circuit and chip design software is available.
- 603 • **INFN Pisa:** has designed and characterised several SiPh PICs as well as driver circuits, and  
604 has carried out radiation testing. Electronic and Photonic circuit and chip design software  
605 is available. Wire-bonding equipment and access to an X-ray irradiator is also available.
- 606 • **Scuola Superiore Sant’Anna:** has designed several SiPh PICs. Electronic and Photonic  
607 circuit and chip design software is available, along with the necessary electronic and photonic  
608 test equipment for testing up to 50 Gb/s.
- 609 • **Université de Sherbrooke:** has designed several SiPh PICs as well as driver circuits.  
610 Electronic and Photonic circuit and chip design software is available, along with electronic  
611 and photonic test equipment. Cryogenic test chambers are available, and access for device  
612 packaging is available via an external provider.
- 613 • **Università di Trento:** has designed and characterised several PICs as well as driver circuits.  
614 Electronic and Photonic circuit and chip design software is available with access to HPC  
615 servers. Access is available to X-ray and proton sources as well as to facilities at Fondazione  
616 Bruno Kessler (FBK).

617 • **Bergische Universität Wuppertal:** Experience in the integration of pixel detectors to  
 618 high-speed FPGAs(off-detector). Programming of firmware and software layers.

619 Project Contact person: Jan Troska (CERN).

620 **Available resources, existing funding and frameworks**

621 Table 2 shows the manpower and funding currently assured in participating institutes from the  
 622 relevant funding framework for an initial three-year project duration. The values are given as  
 623 averaged annual amounts.

Table 2: Available resources and areas of contribution numbered as in Section B.1.1.

Institute	Framework	Areas of Contribution
Argonne	DOE	1,4,6
Birmingham	–	4,6
CERN	EP R&D	All
DESY	Helmholtz	All
Fermilab	DOE	All
IGFAE	–	4,6
Imperial	institute	6
KIT	Helmholtz	1,2,5,6
Milano	FALAPHEL/IGNITE	2
Pisa	FALAPHEL/IGNITE	1,2,4
Sant’Anna	institute	1,4
Sherbrooke	NSERC	1,2,4,(5)
Trento	institute	1,2,4,6
Wuppertal	BMBF (Si-D consortium)	6
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>Total available</b>	25.7	440k

624 **Estimate of to be requested resources**

625 Table 3 shows the manpower and funding foreseen to be requested by participating institutes from  
 626 the relevant funding framework. Not all aspirations are available at this time.

Table 3: Resources to be requested. One should consider that requests will be answered in the year following submission.

<b>Institute</b>	<b>Framework</b>	<b>Request submission year</b>
Argonne	DOE	2024
Birmingham	UK R&D	2023
CERN	–	–
DESY	Helmholtz	2023
Fermilab	DOE	2023
IGFAE	–	–
Imperial	UK R&D	2023
KIT	BMBF	2023
Milano	–	–
Pisa	–	–
Sant’Anna	Internal	2024
Sherbrooke	NSERC	2024
Trento	–	–
Wuppertal	BMBF (Si-D consortium)	2023
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>Total to be requested</b>	8	250k

627 **B.1.2 Project 7.1b: Powering Next Generation Detector Systems**

628 *This project aims to develop power distribution schemes and their voltage/current regulators and*  
 629 *converters for use in a wide range of future particle physics applications, from low-temperature neu-*  
 630 *trino detectors to high-radiation environment HL-HLC pixel detectors and beyond (future collider's*  
 631 *experiments)*

<b>Project Name</b>	Powering Next Generation Detector Systems (WG7.1b)
<b>Project Description</b>	Develop power distribution schemes and their voltage/current regulators. Duration 4-5 years.
<b>Innovative/strategic vision</b>	Develop very efficient converters (at least 90% at high load, 10A), and at unprecedented radiation hardness up to $1 \times 10^{16}$ particles/cm <sup>2</sup> and 10 MGy . New technologies as CMOS High voltage 0.18um will be used along with new Gallium Nitride (GaN).
<b>Performance Target</b>	High-efficiency (at least 90% at high load) converters for serial and parallel powering schemes for high voltage conversion and around 75% for fully integrated DCDC in 28nm technology. Radiation tolerance up to $1 \times 10^{16}$ particles/cm <sup>2</sup> and 10 MGy
<b>Milestones and Deliverables</b> , activity number attached to milestone described in Table 4	<b>M7.1b.2</b> (M12) Test results on first prototypes of a linear regulator and a resonant converter in 28nm technology <b>M7.1b.1,3,4,5</b> (M24) Tests on parallel and serial GaN DCDC converter prototypes with custom air core inductors <b>D7.1b.1,3,4,6</b> (M36) Delivery of a report on high voltage (48V) DC-DC converter for serial and parallel powering schemes <b>D7.1b.2</b> (M48) Delivery of a report on low voltage on-chip regulation in 28nm technology.
<b>Multi-disciplinary, cross-WG content</b>	Power distribution scheme combines connection with Back-end power supplies and integration of the on-chip regulation in the front-end ASICs (Pixel, strips and monolithic)
<b>Contributors</b>	AT: TU Graz CERN DE: FH Dortmund, RWTH Aachen University EE: Tallinn University of Technology (TalTech) ES: ITAINNOVA IT: INFN Milan, University of Udine (UNIUD), University of Milan (UNIMI)
<b>Available resources</b>	5.2 FTE/yr 87k/yr
<b>Add'l resource need</b>	5.4 FTE/yr 101k/yr

632 **Project Description**

633 Next-generation, large-area, high-granularity particle detectors consume significantly more power  
 634 at reduced voltages compared to current systems. This project aims to improve the power efficiency  
 635 of detector systems at a reduced material budget. For this purpose, parallel and serial powering  
 636 options will be investigated: DC-DC converters with high conversion factor and innovative hybrid  
 637 architectures, such as fully integrated resonant and 3-level buck converters, along with LDO  
 638 voltage regulators with high PSRR and shunt regulators with improved efficiency, will be studied.  
 639 Prototype powering modules will be developed and characterized.

640 The aim of this project is to improve the overall power efficiency of detector systems, reducing  
 641 the material budget and improving the local voltage regulation, compensating the voltage drops  
 642 along cables and hybrids. For this purpose, both parallel and serial powering schemes will be  
 643 investigated. For the first option, a power scheme based on a two-stage DC-DC voltage conversion

644 is under design. The power is distributed at 48V to stage-1, where it is converted to 5V by a  
645 commercial off-the-shelf (COTS) GaN power stage controlled by a radiation hard controller chip.  
646 For stage 2, a resonant converter will be implemented in 28nm CMOS technology to convert the  
647 supply voltage further down to 0.9-1.0V. The resonant converter will be fully integrated with no  
648 external components and will consist of thin gate-oxide transistors only to achieve a very high TID.  
649 In addition, a 3-step buck converter architecture will be investigated for a minimum of factor two  
650 down conversion in a 28nm CMOS technology. A critical block for sensitive front-end electron-  
651 ics is a low-drop linear voltage regulator, which will be designed fully integrated in 28nm CMOS  
652 technology. For the serial powering option, a constant current source based on a radiation tolerant  
653 and magnetic field resistant GaN DC-DC converter will be developed. Significant emphasis will be  
654 given to design implication related to high-switching frequencies, small size magnetic components,  
655 PCB EMI filter design and modularity. In addition, the Shunt-LDO regulator will be ported to  
656 28nm CMOS technology, and a switching shunt element will be investigated to improve the effi-  
657 ciency of the regulator. Prototype power modules will be developed and intensively characterized.  
658 Summarizing the project will feature various topics to be addressed by different collaborators in  
659 order to build a complete picture of the power distribution scheme. These are summarised in Table  
4.

Table 4: DRD 7.1b list of main activities and given number

Topic number	Activity
1	48V rad-hard ASIC DC-DC converter design.
2	On-chip 28nm rad-hard voltage regulation (DC-DC, LDO, ShuntLDO).
3	48V DC-DC converter design for serial power applications.
4	DC-DC converter module design, PCB optimisation.
5	Design of optimised air-core inductors.
6	DC-DC converter system integration and testing.
7	Development of Serial power systems.

660

#### 661 Performance Target

- 662 • **GaN DC-DC Converter:** conversion factor 10 from  $V_{in}=48V$ , load current 10A, switching  
663 frequency 1 MHz, efficiency 95%, composed by a GaN COTS power stage and a controller  
664 ASIC
- 665 • **Resonant Converter:** conversion factor 5 from  $V_{in}=5V$ , load current 500mA, switching  
666 frequency 30 MHz, efficiency 75 % designed in 28nm technology as an IP block,
- 667 • **3-level Buck Converter:** conversion factor 5-2 from  $V_{in}=5V$  or  $V_{in}=2V$ , load current  
668 500mA, switching-frequency 30 MHz, efficiency 75 %
- 669 • **Capless-LDO:** input voltage 1.1-1.2V, output voltage 0.9V, load current 200mA, designed  
670 in 28nm technology as an IP block
- 671 • **GaN DC-DC Current Source:** input voltage 48V/24V, – current output 10A, output  
672 power 200W, switching frequency 2 MHz
- 673 • **SLDO:** input voltage 1.4V-2V, output voltage 0.9V-1.2V, load current 1A, shunt current 1A

#### 674 Milestones and Deliverables

675 Milestones and Deliverables for the full project are presented in Table 5. The activities in the  
676 "Milestones ref" and "Deliverables Ref" columns are numbered as in Table 4. These milestones  
677 and deliverables depend on the funding of several institutes which are relying on their funding  
678 agency. In case of missed funding, milestones and deliverables will be updated year by year.

Table 5: DRD 7.1b Full project milestones and deliverables

Target Date	Milestones Ref	Deliverable Ref	Description
(M12)	<b>M7.1b.2</b>		Test results on first prototypes of a linear regulator and a resonant converter and simulation results of SLDO with efficient shunt-element in 28nm.
(M24)	<b>M7.1b.1,3,4,5</b>		Tests on parallel and serial GaN DCDC converter prototypes with custom air core inductors. Pre/Post irradiation test results of SLDO prototype in 28nm.
(M36)		<b>D7.1b.1,3,4,6</b>	Delivery of a report on high voltage (48V) DC-DC converter for serial and parallel powering schemes. Test results on optimized SLDO prototype.
(M48)		D7.1b.2	Delivery of a report on IP-block in 28nm technology for FE on-chip local regulation and integrated smart powering
(M60)		D7.1b 1,3,4,6,7	Delivery of a report on High Voltage powering solutions for future HEP experiments, module integration and system test results

### 679 Multi-disciplinary, transversal content

680 Power distribution in modern HEP experiments is a complex task because it merges power electron-  
681 ics, radiation hardness, system integration and interface with commercial power supply from one  
682 side and front-end electronics on the other side. It is a multidisciplinary eco-system that requires  
683 knowledge on a variety of design, testing and reliability aspects that are present in this work-  
684 ing group. This also implies an interface with other working groups, in particular with DRD7.4,  
685 focusing on Radiation Tolerance, Longevity and operation in Extreme Environments.

### 686 Contributors and areas of competence

- 687 • **RWTH Aachen University:** One focus is the deep characterization of DC-DC converter  
688 chips and modules developed by CERN and FH Dortmund, in terms of efficiency, line and  
689 load regulation, and conducted and radiated noise. The DC-DC converter boards provided  
690 by CERN will also be interfaced to a CMS Phase-2 strip module. The DC-DC chips will  
691 eventually be integrated onto a modified version of the CMS service hybrid. This will then  
692 allow a detailed assessment of the performance of a real realistic strip module with a conver-  
693 sion ratio of 40, and the feasibility of such an approach for future silicon detector modules  
694 allowing to benchmark the new proposed powering schemes against the ones implemented  
695 for HL-LHC.
- 696 • **TU Graz:** linear regulator design and reliability studies. At TU Graz, the Institute of  
697 Electronics is strategically focused on robust electronics systems. The competencies include  
698 electromagnetic compatibility testing with all necessary lab resources (immunity - EMI and  
699 emissions - EME) at PCB and IC level. Further TU Graz has also an in-house facility  
700 for total ionizing dose testing (TID), allowing for stress up to 1 Grad and with calibration  
701 methodology as used in the HEP community. The group has been intensely involved in IC  
702 design and reliability characterization of devices and circuits in 28 nm CMOS technology  
703 since 2018.
- 704 • **ITAINNOVA:** Current source development and DC-DC module prototyping & characteri-  
705 zation (PCB design - Embedded components, EMI emissions control and Modular/multiphase  
706 design )
- 707 • **FH Dortmund:** Shunt regulator and high-frequency buck converter design
- 708 • **CERN:** High conversion rate ASIC DC-DC converter design and fully integrated DC-DC in  
709 28nm technology. In the team we merge ASIC design knowledge with highly integrated PCB

710 module design, developed in order to ensure power integrity, reliability, low EMI emission,  
711 low mass and reduced cost.

- 712 • **UNIUD**: innovative architecture converter design, air core inductor optimisation in PCB  
713 board and in 28nm ASIC
- 714 • **INFN Milano and Università di Milano**: Integration of DC-DC converters in calorimeter  
715 and tracking systems, mechanical integration, testing for reliability and operational perfor-  
716 mance in hostile environments (magnetic field, radiation, low temperature). Investigation of  
717 serial powering implementation in silicon tracking systems.
- 718 • **Tallinn University of Technology (TalTech)**: technology of coupled-inductor-based step-  
719 down DC-DC converters compatible with controller ASIC being developed by CERN. This  
720 work will yield a scalable approach for high step-down converters with high efficiency. In-  
721 tegration of coupled inductors with a non-magnetic core into printed circuit boards will be  
722 addressed to achieve low profile designs.

723 The two coordinators and therefore contact persons of the DRD7.1b project are Stefano Michelis  
724 from CERN (stefano.michelis@cern.ch) and Michael Karagounis from FH-Dortmund (michael.karagounis@fh-  
725 dortmund.de)

### 726 Available resources, existing funding and frameworks

727 Table 6 shows the manpower and funding currently assured in participating institutes from the  
728 relevant funding framework for an initial three-year project duration. The values are given as  
729 averaged annual amounts. Only three institutes have considerable funding available. The other  
730 institutes can provide little support and rely on their funding agency for joining the project and  
731 provide more FTE and monetary funds. Therefore if the institutes will not receive funds from  
732 their funding agency, the milestones and deliverables will be revised year by year.

Table 6: Available resources and areas of contribution numbered as in Table 4

Institute	Framework	Contrib. area	FTE/Funds(EUR)
CERN	EP R&D	1,2,4,5	1.7/35k
FH Dortmund	BMBF (05H21PRCA9, 05H21PRRD1)	2,7	0.8/6.7k
ITAINNOVA	GaNCap4CMS, PC Fisica-MMR and AIDAin- nova	3,6,7	0.8/26.7k
RWTH Aachen	Institute	6	0.4/0
TU Graz	Institute	2,6	0.3/0
UNIUD	Institute	1,2	0.5/0
INFN and UNIMI	Institute	6,7	0.3/1.7k
Taltech	RVTT3, Estonian Re- search Council	4,5	0.3/16.7k
<b>FTE/yr</b>		<b>Annual Funding [EUR]</b>	
<b>Total available</b>	5.2	87k	

### 733 Estimate of resources to be requested

734 Table 7 shows the manpower and funding foreseen to be requested by participating institutes from  
735 the relevant funding framework. Not all aspirations are available at this time.



Table 7: Resources to be requested. One should consider that requests will be answered in the year following submission.

<b>Institute</b>	<b>Framework</b>	<b>Request submission year</b>
CERN –	–	
FH Dortmund	transnational funding agencies	2023
ITAINNOVA	Spanish funding agencies	2024
RWTH Aachen	BMBF	2023
TU Graz	Austrian Science Fund FWF	2023
UNIUD	INFN	2024
INFN and UNIMI	INFN	2024
Taltech	Department/University Internal Funding	2024
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>Total to be requested</b>	5.4	101k

736 **B.1.3 Project 7.1c: WADAPT (Wireless Allowing Data and Power Transmission)**

737 *This project aims to develop wireless technology based on a millimeter wave (mmw) transceiver IC*  
 738 *as well as on Free Space Optics to connect neighboring detector layers, providing increased data*  
 739 *rates, high power efficiency and high density of data links, with the aim of reducing mass and power*  
 740 *consumption.*

<b>Project Name</b>	WADAPT (WG7.1c)
<b>Project Description</b>	Develop millimeter wave Wireless technology together with Free Space Optics technology to connect neighbouring detector layers with the aim of reducing mass and power consumption. Wireless power transmission will also be explored.
<b>Innova-tive/strategic vision</b>	First attempt to provide a promising alternative to cables and optical links that would revolutionize the detector design. Removing partly or totally cables would be a major advance in reducing the amount of spurious matter spoiling the measurement of the particle parameters. In addition wireless technology allows efficient partitioning of detectors in topological regions of interest, with the possibility of adding intelligence on the detector to perform 4D reconstruction of the tracks and vertices online.
<b>Performance Target</b>	Radial wireless readout for pixel detectors. Data from detector front-end modules can be serialized as channels up to 10 Gb/s and be aggregated across detector layers (25 to 100 Gb/s). Commercially available technology has demonstrated radiation hardness amply sufficient for envisaged lepton colliders. Radiation hard transceivers will be developed in order to match maximum radiation fluence expected at future hadron colliders; HL-LHC: $2 \times 10^{16}$ particles/cm <sup>2</sup> and FCC-hh: $6 \times 10^{16}$ particles/cm <sup>2</sup> .
<b>Milestones and Deliverables</b>	<b>M7.1c.1,2,3</b> (M12,24,36) Intermediate annual reports <b>D7.1c.4</b> (M24) Delivery of report summarising a proof of principle demonstration of multi-hop RF data transmission using commercial ICs <b>D7.1c.7</b> (M24) Delivery of a design of an optimized RF transceiver IC <b>D7.1c.10</b> (M36) Delivery of a test report demonstrating FSO data transmission, integration, radiation hardness <b>M7.1c.4</b> (M36) Demonstrators made available and training organized.
<b>Multi-disciplinary, cross-WG content</b>	mmw technology and FSO technology will as much as possible aim at developing common tools as common interfaces and common test benches in order to ease performance comparison in a given context and provide the users with adapted solutions. After proof of principle, the ultimate goal would be to generalize the use of wireless data-links to other detectors, with the potential of adding on-detector intelligence. This is however beyond the scope of this 3-years project and further system and implementation analysis will then be required. Some collaboration with groups developing radiation hard ICs, 4D and monolithic could be envisaged.
<b>Contributors</b>	FR: CEA-Leti, LPSC IL: Tel-Aviv IT: INFN Pisa, Scuola Superiore Sant'Anna KR: GWNU SE: Uppsala US: Ohio State University
<b>Available resources</b>	5 FTE, 174 kEUR /yr
<b>Add'l resource need</b>	7.5 FTE /yr, 500kEUR /yr

741 **Project Description**

742 High Energy Physics (HEP) experiments have always employed wired data transmission lines. Low  
743 mass twisted pairs are good compromises for data transmission in harsh environments allowing to  
744 reach bands of O(1 Gb/s) up to about one meter distance. When radiation doses decrease, plastic  
745 fibers can have one order of magnitude larger bandwidths over several hundred meters. One of the  
746 main drawbacks of those systems is their material budget, deviating the trajectories of charged  
747 particles, or provoking photon conversions. Wireless data transmission allows to overcome these  
748 problems, so that a coherent wireless, cost-effective wired optical or plastic fiber [1] network can be  
749 envisaged to export data to off detector boards and PCs. Among wireless technologies two are of  
750 main interest: a millimeter wave (RF) carrier based one, and an optical based Free Space Optics  
751 (FSO) one.

752 Wireless technology based on millimeter wave (mmw) transceiver IC has been proposed by  
753 the WADAPT consortium to ECFA as a key technology to connect neighboring detector layers,  
754 providing increased data rates, high power efficiency and high density of data links, with the aim  
755 of reducing mass and power consumption. The millimeter wave technologies are compatible and  
756 complementary to wireless optical technologies (Si-Photonics and Free Space Optics) and wired  
757 standards (Ethernet, PCI-e, USB3, etc) since they provide comparable data rate and Quality of  
758 Service, and share modulation scheme. Wireless applications encompass HEP experiments at high-  
759 energy colliders, neutrino physics experiments, astroparticle-physics experiments and low energy  
760 experiments at the intensity frontier. Regarding high-energy colliders, [2] proposes the following  
761 radial wireless readout for pixel detector. Data from detector front-end modules can be serialized as  
762 channels of 1 to 10 Gb/s. Data are transmitted by a wireless multi-hop network between detector  
763 layers. For limited distances, energy efficiency may be optimized by the use of non-coherent  
764 transceiver chips. At the higher layer level, the data are collected and aggregated. Feasibility  
765 studies regarding the integration of the 60 GHz wireless technologies in silicon tracking detector  
766 were performed [3]. Several aspects relevant for the implementation of 60 GHz links were studied:  
767 transmission losses, interference effects, absorbing materials and the influence of the antenna design  
768 and directivity, power consumption. More recently, tests have been successfully conducted using  
769 non-coherent transceiver prototypes from STMicroelectronics, especially for latency, connectivity  
770 and radiation hardness. A full description of the technology and of the tests can be found in [4].  
771 Free space optics (FSO) demonstrated being able to reach similar data rates up to a few meters [5].  
772 Past R&D [6] on using commercial VCSEL demonstrated their radiation hardness up to few  
773 hundred Mrad. Radiation hardening shall however be considered on C65SPACE (with includes  
774 libraries with hardened cells, tested up to 0.3 Mrad dose but could handle higher radiations) or  
775 more advanced SOI technology for the highest radiation levels expected at future colliders such as  
776 HL-LHC or FCC-hh.

777 Both technologies (mmw and FSO) will be developed together in order to provide the HEP  
778 community with the most relevant solution for the considered application.

779 The following work packages can be proposed:

- 780 1. **Readout system level definition, including new link technologies** Objectives: reduc-  
781 tion of cable mass, power consumption, more network flexibility, improved overall bandwidths  
782 and data rates, increasing the network synchronization, taking into account the environmen-  
783 tal constrains of HEP.
- 784 2. **System level analysis, signal integrity** Objectives: assess the key performances of the  
785 proposed network, give global specifications for the different components, building of a system  
786 level simulator to evaluate the signal integrity in a multi-hop scenario with interferers from  
787 cross talks, throughout the different nodes of the network.
- 788 3. **Millimeter integrated circuit, packaging and antenna development** Objectives: Use  
789 the system analysis and signal integrity simulator to define the millimeter wave integrated  
790 circuit architecture and its components, the type of chip assembly, the packaging and antenna  
791 scheme.
- 792 4. **Proof of concept demonstrator with commercial products** Objectives: a proof of  
793 concept by building and interconnecting a three (or four) layer silicon detector, based on

794 commercial ICs (with reduced performance) and custom on board antennas. This mock-up  
795 of a central tracker will be equipped with the transceiver chip in BGA package. This will  
796 allow studying the added noise and data transmission quality (impact on eye diagram, Jitter,  
797 Bit Error Rate) over the different layers. The setup will be interfaced with detectors to check  
798 the readout capabilities while using multi-hop wireless link. Eventually a multilink scenario  
799 will be considered to check if the isolation between channels is sufficient for the considered  
800 application. This would bring us closer to the full-scale implementation and would help  
801 specify and integrate the future wireless systems in detectors at future colliders.

802 **5. Design of custom Millimeter Wave Integrated Circuit** Objectives: design of a dedi-  
803 cated radiation hardened millimeter-wave transceiver IP in advanced technology node, to be  
804 integrated either as a companion chip or as an IP within the silicon trackers. The transceiver  
805 shall reach high energy efficiency, while providing enough margin and robustness to operate  
806 during a long period in harsh environment, particularly under high radiation level as in future  
807 hadron colliders.

808 **6. Design of an integrated multi-channel readout electronics for interfacing RF**  
809 **mmw technology** Objectives: design of an integrated multi-channel readout electronics  
810 in 65nm or 28 nm CMOS technology (TSMC) for data digitising and for interfacing the  
811 multi gigabit wireless data transmission module with the detectors with a capacitance of  
812 10pF. The radiation hardness of this interface will have to match that of the transceiver.

813 **7. Dissemination, training on RF/mmwave technologies** Objectives: organization of work-  
814 shop and training on RF/mmwave technologies. The training will use the proof-of-concept  
815 demonstrator to feel the physical behavior of the wireless propagation.

816 **8. Realize and test a FSO system solution for a FCC-ee tracker** Objectives: maximum  
817 data rate as a function of distance, signal integrity and latency, material budget and power  
818 reduction compared to a plastic fiber solution.

819 **9. Exploration of wireless power transmission** Objectives: selection of power transmission  
820 means, building of demonstrators

821 All these work packages are not at the same level of advancement and funding. For example,  
822 the objectives defined in the AIDAInnova proposal (WP4) are fully funded and the project already  
823 started. After 2 years the scope of the AIDA-Innova project should be reached and will need  
824 extra-funding to build a new demonstrator with eventually a full sector of a micro-vertex detector  
825 during the third year and beyond. This project will benefit from additional contribution from  
826 Tel-Aviv University. This project uses commercially-available transceivers, which have reduced  
827 performance with respect to dedicated transceivers. WP3 aims at designing a dedicated transceiver  
828 with increased performance, which will be tested for radiation hardness. WP5 aims at increasing  
829 radiation hardness by advanced technologies. The goal of WP6 is to design an interface between  
830 the transceiver and the detector; the radiation hardness of this interface will be assessed. WP6 is  
831 partially funded (3 years engineering through apprenticeship). WP1,2,3 are necessary for system  
832 definition and analysis, packaging. WP8 explores FSO as an alternative to RF with the goal of  
833 providing the user with the most adapted solution to the considered application. WP7 aims at  
834 providing the potential user with teaching and training. There is total synergy between these  
835 working points. It is therefore highly desirable to conduct them together. WP9 explores wireless  
836 powering with the goal of eventually removing remaining cables. Some funding request have already  
837 been submitted. For each working point the leading Institute is mentioned and other Institutes may  
838 punctually collaborate to some working points and associate to other Institutes in order to increase  
839 their participation by their common search for funds. For all packages we wish to collaborate with  
840 colleagues in other domains.

#### 841 **Performance targets**

842 For the RF system bit-rates of 25 Gb/s can be targeted for low power non coherent links at D-band.  
843 For the coherent D-band RF with channel aggregation 100 Gb/s can be targeted, see (Leti) report

844 D-band link at 84 Gb/s in RFIC 2023 [7] and submit a paper with a Rx achieving 112 Gb/s in  
845 RFIC 2024.

846 The power dissipation will mainly depend on the range and data rate. Commercial transceivers  
847 consume less than 50 mW for 6 Gb/s at 4 cm range. Going to 20 cm range and 6 Gb/s would  
848 mean increasing the output power and power consumption to about 150-200 mW.

849 The radiation tolerance of the SMT transceiver has been tested up to  $1.4 \times 10^{14}$  Neq/cm<sup>2</sup>  
850 without significant degradation. The maximum fluence at HL-LHC is  $2 \times 10^{16}$  particles/cm<sup>2</sup> and  
851 at FCC-hh is  $6 \times 10^{17}$  particles/cm<sup>2</sup>. The first demonstrator would use transceivers that would  
852 be suitable for FCC-ee and we aim at developing transceivers which radiation hardness would  
853 be increased by 2 orders of magnitude for HL-LHC provided that we obtain the resources we  
854 required. Then 2 extra orders of magnitudes would be required FCC-hh, this is beyond the scope  
855 of the three years of the project but may be envisaged in the future. This work can be conducted  
856 in a collaboration with people developing radiation hard ASICs.

857 For the proposed FSO system targeting FCC-ee the bit rate goal is 10 Gb/s over 1 meter with  
858 a power dissipation of less than 500 mW. The radiation tolerance target is up to 500 Mrad and  
859  $1 \times 10^{14}$  Neq/cm<sup>2</sup>.

### 860 **Project achievements timeline**

861 (M12) Integrated circuit, packaging, antenna specification and demonstrator specification

862 (M12) Design report on mmw transmitter test chip

863 (M12) Study of free space optical (FSO) system requirements and system level design

864 (M24) Proof of Concept Demonstrator

865 (M24) Test report on mmw transmitter test chip

866 (M24) Qualification of transmitter hardness

867 (M24) FSO System level design and test report

868 (M24) Laser photo voltaic (PV) cell integration characteristics

869 (M36) Wireless communication strategies

870 (M36) Test/characterization report on mmw transceiver integrated circuit, along with recommen-  
871 dations for further improvement

872 (M36) System integration complete

873 (M36) Characterization of integration of PV board

### 874 **Multi-disciplinary, transversal content**

875 mmw technology and FSO technology will as much as possible aim at developing common tools  
876 as common interfaces and common test benches in order to ease performance comparison in a  
877 given context and provide the users with adapted solutions. After proof of principle, the ultimate  
878 goal would be to generalize the use of wireless data-links to other detectors, with the potential  
879 of adding on-detector intelligence. This is however beyond the scope of this 3-years project and  
880 further system and implementation analysis will then be required. Some collaborations with group  
881 developing radiation hard ICs, 4D and monolithic techniques could be envisaged.

### 882 **Contributors and areas of competence**

- 883 • **CEA-Leti:** RF system and ASIC design
- 884 • **GWNU:** wireless data transmission system testing
- 885 • **INFN-Pisa:** ASIC design, experience with the design and implementation of FSO systems

- 886 • **LPSC**: ASIC design
- 887 • **Scuola Superiore S Anna di Pisa**: Experience with the design, implementation, and
- 888 testing of FSO systems
- 889 • **TAU**: wireless data transmission system testing, power over fibre systems
- 890 • **Ohio State University**: ASIC design
- 891 • **Uppsala University**: wireless data transmission-system demonstrator building and testing

892 Contact person: Elizabeth Locci, GWNU

### 893 Available resources, existing funding and frameworks

894 Table 8 shows the manpower and funding currently assured in participating institutes from the  
 895 relevant funding framework for an initial three-year project duration. The values are given as  
 896 averaged annual amounts.

Table 8: Available resources and areas of contribution numbered as in Section B.1.3.

Institute	Framework	Areas of Contribution
CEA-Leti	IN2P3	1, 2, 5, 7
GWNU	institute	4,
INFN-Pisa	INFN	7, 8
LPSC	IN2P3	6
Scuola Superiore S Anna di Pisa	institute	7, 8
TAU	institute	4, 9
Ohio State University	DOE	5
Uppsala University	AIDAInnova	3, 4
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>Total available</b>	5	174k

### 897 Estimate of to be requested resources

898 Table 9 shows the manpower and funding foreseen to be requested by participating institutes from  
 899 the relevant funding framework. Not all aspirations are available at this time.

Table 9: Resources to be requested. One should consider that requests will be answered in the year following submission.

Institute	Framework	Request submission year
CEA-Leti	–	–
GWNU	–	–
INFN-Pisa	INFN	2024
LPSC	IN2P3	2024
Scuola Superiore S Anna di Pisa	institute	2024
TAU	institute	2024
Ohio State University	DOE	2023
Uppsala University	–	–
	FTE/yr	Annual Funding [EUR]
<b>Total to be requested</b>	7.5	500k

## References

900

- 901 [1] Florian Voineau et al. A 12 gb/s 64qam and ofdm compatible millimeter-wave communication  
902 link using a novel plastic waveguide design. In *2018 IEEE Radio and Wireless Symposium*  
903 (*RWS*), pages 250–252, 2018.
- 904 [2] R Brenner et al. Development of wireless techniques in data and power transmission applications  
905 for particle-physics detectors. Technical report, CERN, Geneva, 2017.
- 906 [3] S. Dittmeier, A. Schöning, H.K. Soltveit, and D. Wiedner. Feasibility studies for a wireless  
907 60ghz tracking detector readout. *Nuclear Instruments and Methods in Physics Research Section*  
908 *A: Accelerators, Spectrometers, Detectors and Associated Equipment*, 830:417–426, 2016.
- 909 [4] R. Brenner, C. Dehos, and E. Locci. Multi gigabit wireless data transfer in detectors at future  
910 colliders. *Frontiers in Physics*, 10, 2022.
- 911 [5] G. Cossu et al. High-speed optical wireless links for datacenters. In *Photonics West, SPIE*  
912 *Opto, Metro and Data Center Optical Networks and Short-Reach Links*, page 1130804, 2023.  
913 (invited paper).
- 914 [6] A. Messa et al. Optical wireless systems for high energy physics: Design and characterization.  
915 In *2019 21st International Conference on Transparent Optical Networks (ICTON)*, pages 1–4,  
916 2019.
- 917 [7] CEA-Leti Jose Luis Gonzalez-Jimenez. A channel aggregation architecture tx-rx in d-band  
918 with 84 gb/s data-rate in rfsi process. In *RFIC 2023*, pages 1–4, 2023.

919 **B.2 Work Package 7.2: Intelligence on the detector**

920 Note: Project 7.2a (e-FPGA) is not yet ready to be launched and will be added to the work package  
 921 portfolio in a future round.

922 **B.2.1 Project 7.2b: Radiation Tolerant RISC-V System-On-Chip**

923 *The project aims to develop a radiation-hardened System-On-Chip (SoC) based on the RISC-V ISA*  
 924 *standard.*

<b>Project Name</b>	Radiation Tolerant RISC-V System-On-Chip (WG7.2b)
<b>Project Description</b>	Develop a radiation-hardened SoC based on the RISC-V ISA standard according to the roadmap defined in M7.2b.1. Topics: 1- SoC architectures 2- Radiation Tolerance design methodology, 3- Verification methodology, 4- SoC generator toolchain. Duration 5-6 years.
<b>Innovative/strategic vision</b>	Develop a technology and a design platform to anticipate and adapt the challenges and opportunities of the future Electronic systems and IC design.
<b>Performance Target</b>	The following targets will be defined in M7.2b.2: Processing Speed Power Consumption Radiation Tolerance Memory and Storage Communication Interfaces Scalability and Flexibility Verification and Testing
<b>Milestones and Deliverables</b>	<b>M7.2b.1</b> (M12) Rad-Tol RISC-V SoC roadmap <b>M7.2b.2</b> (M24) SoC architectures proposal <b>D7.2b.3</b> (M36) Delivery of Rad-Tol SoC building block test chip
<b>Multi-disciplinary, cross-WG content</b>	Electronics Engineering - Digital Design Computer Science - Embedded Systems Systems Engineering - Integration and Testing
<b>Contributors</b>	DE: FH Dortmund BE: KU Leuven CERN UK: UKRI-STFC RAL UK: Royal Holloway University Of London UK: University of Warwick UK: University of Bristol US: Fermilab
<b>Available resources</b>	6.15 FTE/year 40 kEUR/year
<b>Add'l resource need</b>	7.9 FTE/year 21.7 kEUR/year

925 **Project Description**

926 The development of a radiation-tolerant RISC-V SoC is a cutting-edge project aimed at creating  
 927 a reliable and resilient central processing unit (CPU) for High Energy Physics applications. This  
 928 SoC will be based on the open-source RISC-V architecture and designed to withstand the adverse  
 929 effects of ionizing radiation, which can cause soft errors in electronic components. The project can  
 930 be divided into different topics:



- 931 1. **SoC architectures:** Defining the specifications for a RISC-V SoC involves documenting  
932 the key characteristics, capabilities, and requirements that the processor should meet. These  
933 specifications serve as a reference for the design and development process. They should  
934 include at least RISC-V ISA variant (e.g., RV32I, RV64G), instruction set and operations,  
935 word size and addressing, number of registers, pipeline depth, and memory hierarchy. The  
936 project might also propose to pursue more than one set of specifications to satisfy different  
937 applications.
- 938 2. **Radiation Tolerance design methodology:** Developing a radiation-tolerant RISC-V SoC  
939 requires a robust methodology to ensure the processor can operate reliably in high-radiation  
940 environments. Several techniques are available to mitigate radiation-induced errors, from  
941 triple modular redundancy (TMR), spatial and temporal redundancy, and built-in self-repair  
942 mechanisms. In addition, Radiation-Hardened components, such as memories, register's bank  
943 and interconnects, must be designed and integrated into the system.
- 944 3. **Verification methodology:** Proper verification of a CPU design and associated instruction  
945 set architecture (ISA) is one of the most challenging activities that a CPU core engineering  
946 group must tackle. Adding a radiation tolerance feature, the verification methodologies must  
947 ensure the processor's functionality and robustness in the face of ionizing radiation.
- 948 4. **SoC generator toolchain:** System-on-Chip (SoC) generation tools are software applica-  
949 tions and frameworks that facilitate the design, development, and testing of SoCs. These  
950 tools play a critical role in the process of creating complex integrated circuits that incorporate  
951 multiple hardware and software components into a single chip. SoC generation tools support  
952 various stages of SoC development, including design, verification, synthesis, simulation, and  
953 integration.

954 These topics will be addressed following the Radiation Tolerant RISC-V SoC roadmap (M7.2b.1).

## 955 Performance Target

956 When setting performance targets for a Radiation-Tolerant RISC-V System-On-Chip (SoC), it is  
957 important to balance the unique requirements of HEP (and space applications) with the need for  
958 reliable and efficient processing. Here are some key performance targets to consider:

- 959 • *Processing Speed:* Define the target clock frequency and processing speed based on the specific  
960 mission requirements.
- 961 • *Power Consumption:* Establish power consumption targets to ensure the SoC operates within  
962 the available power budget.
- 963 • *Radiation Tolerance:* Specify the level of radiation tolerance required, indicating the types  
964 and doses of radiation the SoC should withstand without experiencing critical failures.
- 965 • *Memory and Storage:* Define the capacity and speed of on-chip memory (RAM) and storage  
966 (non-volatile memory) to support data processing and storage needs.
- 967 • *Communication Interfaces:* Determine the required communication interfaces (e.g., UART,  
968 SPI, I2C) and specify their data transfer rates.
- 969 • *Scalability and Flexibility:* Consider designing the SoC to be scalable for future upgrades or  
970 modifications and flexible enough to accommodate different requirements without significant  
971 redesign.
- 972 • *Verification and Testing:* Establish comprehensive verification and testing protocols to vali-  
973 date the performance and radiation tolerance of the SoC under simulated conditions.

974 These performance targets will be defined in the SoC architecture and core choice proposals  
975 (M7.2b.2).

976 **Milestones and Deliverables**

- 977 • **M7.2b.1** Radiation Tolerant RISC-V SoC roadmap, target 12M.  
978 The target specification of the Radiation-Tolerant System-On-Chip hardware will be defined  
979 and a development roadmap will be outlined, addressing the topic #1 described in B.2.1 and  
980 Milestones and Deliverables will be stipulated.
- 981 • **M7.2b.2** SoC architecture and core choice proposals, target 24M.  
982 System-On-Chip topologies, including selected processing cores, will be proposed for imple-  
983 mentation and Radiation-Tolerant design and verification methodologies will be established,  
984 as described in the topic #2 of B.2.1.
- 985 • **D7.2b.3** Delivery of Rad-Tol SoC building block test chip, target 36M.  
986 Silicon prototyping of the SoC building blocks (processing cores, memories, interconnects,  
987 peripherals, auxiliary IP blocks). The SoC prototype test chip will make use of the SoC  
988 generator toolchain as described in #4 of B.2.1.

989 **Multi-disciplinary, transversal content**

990 The development of a Radiation-Tolerant RISC-V System-On-Chip (SoC) involves collaboration  
991 across various disciplines to address the unique challenges posed by harsh environments like High  
992 Energy Physics or space. The multidisciplinary and transversal aspects are:

- 993 • *Electronics Engineering - Digital Design:* Designing the RISC-V processor and other digital  
994 components to ensure efficient and reliable operation in the presence of radiation.
- 995 • *Computer Science - Embedded Systems Programming:* Developing software that can effi-  
996 ciently run on the RISC-V architecture and optimizing code for the specific constraints and  
997 features of the SoC. As well as implementing algorithms that can detect and recover from  
998 errors induced by radiation, ensuring the reliability of computations.
- 999 • *Systems Engineering - Integration and Testing:* Bringing together various components and  
1000 subsystems, and testing the integrated system under simulated space conditions to validate  
1001 its performance and radiation tolerance.

1002 The success of creating a radiation-tolerant RISC-V SoC depends on collaboration between  
1003 experts in various fields to overcome challenges associated with radiation harsh environments.

1004 **Contributors and areas of competence**

- 1005 • **FH Dortmund** has hands-on experience in:
- 1006 – **Design & Implementation** – Implementation RISC-V processor on silicon.  
1007 – **Verification methodology** – Verify of core functionality and SEE mitigation mea-  
1008 sures.  
1009 – **Radiation Tolerance methodology** – Validate TID hardness by X-ray and SEE  
1010 tolerance by heavy ion irradiation.
- 1011 • **KU Leuven:**
- 1012 – **Radiation Tolerance methodology** – Assessing and implementation of radiation  
1013 tolerance methodologies in RISC-V CPUs.  
1014 – **Radiation Tolerance methodology** – Assessing and implementation of radiation-  
1015 hardened subcomponents of an SoC, such as memories, register banks, interconnects  
1016 and other peripherals.  
1017 – **Verification methodology** – Verification of RISC-V Processors and it's associated  
1018 Instruction Set Architecture (ISA).

- 1019 – **Verification methodology** – Verification of radiation tolerance methodologies used  
1020 in RISC-V CPUs and subcomponents of the SoC. Both in simulation and emulation  
1021 (FPGA implementation for assessing Single-Event Upsets (SEUs)).
- 1022 • **CERN:** In the CERN EP R&D framework, the institute has research activities on:
- 1023 – **Radiation Tolerance methodology** – Design of a fully radiation-tolerant RISC-V  
1024 based SoC (System-On-Chip) for control and monitoring.
- 1025 – **SoC generation** – Development of a System-On-Chip Radiation-Tolerant EcoSystem.  
1026 The EcoSystem will be based on standardized interconnect technologies employing radi-  
1027 ation tolerant techniques as well as the preparation of the specifications and intercon-  
1028 nects.
- 1029 • **UKRI-STFC RAL ASIC Group:**
- 1030 – **Radiation Tolerance methodology** – Investigate strategies such as Watchdog  
1031 circuits for SEU tolerant processors and SoC blocks (DMA, memory, etc).
- 1032 – **SoC generation** – Evaluate the SoC methodology promoted by CERN and provide  
1033 feedback. The participating UK institutes aim to develop a Common interface ASIC for  
1034 a 'No Backend' approach as in DRD7.5. This will provide a good target for evaluating  
1035 the SoC methodology.
- 1036 • **UKRI-STFC RAL Particle Physics Department:**
- 1037 – **SoC specifications** – Verify RISC-V operation from User perspective and feedback  
1038 into SoC specifications.
- 1039 • **Royal Holloway University Of London:**
- 1040 – **SoC specifications** – Verify RISC-V operation from User perspective and feedback  
1041 into SoC specifications.
- 1042 • **University Of Warwick:**
- 1043 – **SoC specifications** – Verify RISC-V operation from User perspective and feedback  
1044 into SoC specifications.
- 1045 • **University Of Bristol:**
- 1046 – **SoC specifications** – Verify RISC-V operation from User perspective and feedback  
1047 into SoC specifications.
- 1048 – **SoC generation** - interest and experience in developing software applications for pre-  
1049 dominantly Back-End systems but see synergies in development in 7.2b, 7.5a and 7.5b.  
1050 Also have interest and experience of integrating SoC with timing and synchronisation  
1051 systems.
- 1052 • **Fermilab**
- 1053 – **SoC generation** – Evaluate Embedded Scalable Platform (ESP) from Columbia Uni-  
1054 versity. ESP is an open-source research platform for heterogeneous system-on-chip de-  
1055 sign that combines a scalable tile-based architecture and a flexible system-level design  
1056 methodology.
- 1057 – **Radiation Tolerance methodology** – Investigate strategies such as triple-modular  
1058 redundancy (TMR) for radiation-hardened micro-controllers, ESP network-on-chip, and  
1059 custom-hardware accelerators designed either at more traditional RTL or at system level  
1060 with high-level synthesis.
- 1061 **Contact persons:**
- 1062 • Kostas Kloukinas [kostas.kloukinas@cern.ch] - CERN
- 1063 • Levi Marien [levi.marien@kuleuven.be] - KU Leuven

1064 **Available resources, existing funding and frameworks**

1065 Table 10 shows the staff and funding currently assured in participating institutes from the relevant  
 1066 funding framework for an initial three-year project duration. The values are given as averaged  
 1067 annual amounts.

Table 10: Available resources and areas of contribution numbered as in Section B.2.1.

<b>Institute</b>	<b>Framework</b>	<b>Areas of Contribution</b>
FH Dortmund	BMBF	1. and 3.
KU Leuven		2. and 3.
CERN	EP R&D	2. and 4.
RAL ASIC group	UK R&D	2. and 4.
RAL PPD	UK R&D	1.
Royal Holloway University Of London	UK R&D	1.
University of Warwick	UK R&D	1.
University of Bristol	UK R&D	1. and 3.
<b>Total available per year</b>	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
2024	6.7	20
2025	6.2	50
2026	5.7	50
» 2026	5.5	100

1068 **Estimate of to be requested resources**

1069 Table 11 shows the staff and funding foreseen to be requested by participating institutes from the  
 1070 relevant funding framework. Not all aspirations are available at this time.

Table 11: Resources to be requested. One should consider that requests will be answered in the year following submission.

<b>Institute</b>	<b>Framework</b>	<b>Request submission year</b>
FH Dortmund	BMBF	2023
KU Leuven		2024
CERN	EP R&D	2023
RAL ASIC group	UK R&D	2024
RAL PPD	UK R&D	2024
Royal Holloway University Of London	UK R&D	2024
University of Warwick	UK R&D	2024
University of Bristol	UK R&D	2024
<b>Total available per year</b>	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
2024	7.2	5
2025	8.2	20
2026	8.2	40
» 2026	8.2	20

1071 **B.2.2 Project 7.2c: Virtual Electronic System Prototyping**

1072 *The project aims to develop a simulation of the readout chain of a particle detector at a high level,*  
 1073 *modeling the essential components and processes that occur from the moment particles interact with*  
 1074 *the detector to the digital readout of the collected data.*

<b>Project Name</b>	Virtual Electronic System Prototyping (WG7.2c)
<b>Project Description</b>	Develop frameworks for high-level simulation of particle detectors. <b>Topics:</b> <b>1-</b> Signal generation in detector elements <b>2-</b> Digitization and Signal Processing <b>3-</b> Data readout architecture Topics 1. and 3. aim to create independent frameworks that can be used as a single toolchain. Topic 2. will be better defined during the project and might converge in one of the two frameworks or represent a third framework of the chain. Duration 3-4 years.
<b>Innovative/strategic vision</b>	Develop a toolchain for virtual prototyping to: - model detector at high-level - perform architectural studies - provide a reference model for the verification
<b>Performance Target</b>	<b>Topic 1:</b> Cluster multiplicity: 1-10 Position resolution: $<10 \mu m$ Time resolution: 10 ps to 100 ns <b>Topic 2:</b> to be defined in M7.2c.2 <b>Topic 3:</b> Accuracy: Event/Cycle-level Speed: hundred thousand transactions per second Scalability: readout components library Verification: integrate in verification environment User-Friendly: docs & support for user-only roles
<b>Milestones and Deliverables</b>	<b>D7.2c.1</b> (M12) Delivery of a release of the PixESL framework <b>M7.2c.2</b> (M12) Target/methodology for Topic 2 <b>M7.2c.3</b> (M18) Model Common interface ASIC <b>D7.2c.4</b> (M24) Delivery of a release of the detector simulation tool-chain.
<b>Multi-disciplinary, cross-WG content</b>	<b>Detector Technologies:</b> support various detector technologies <b>Particle Physics Models:</b> integration of comprehensive particle physics models <b>Geometric Configurations:</b> ability to define and customize the geometry <b>Data Formats:</b> support for common data formats <b>Monte Carlo Techniques:</b> implementation of Monte Carlo methods for simulating particle interactions and energy depositions, <b>Electronics Simulation:</b> accurate modeling of the readout electronics <b>Readout Architectures:</b> support triggered and data-driven systems
<b>Contributors</b>	CERN FR: IPHC Strasbourg USER: PSI (CH), UK Consortium, INFN Cagliari (IT)
<b>Available resources</b>	3.0 FTE/year, 0 kEUR/year
<b>Add'l resource need</b>	0.0 FTE/year, 0 kEUR/year

## 1075 Project Description

1076 Simulating the readout chain in a High Energy Physics (HEP) detector at a high level involves  
1077 modeling the essential components and processes that occur from when particles interact with the  
1078 detector to the digital readout of the collected data.

1079 The project can be divided into different topics:

- 1080 1. **Signal generation in detector elements (before conditioning and processing):** Sim-  
1081 ulate the detector physics using specialized tools (e.g. Sentaurus TCAD). Geometry and  
1082 energy deposition data (obtained by Monte Carlo techniques) are required as input from  
1083 particle physics simulation teams. In simple cases the signal generation can be also provided  
1084 by these teams, however the lack of proper modelling of semiconductor physics in standard  
1085 tools (e.g. GEANT4, Allpix2) may require the use of TCAD software.
- 1086 2. **Digitization and Signal Processing:** Simulate the readout electronics that collect signals  
1087 from the detector elements. This includes pre-amplifiers, shaping amplifiers, analog-to-digital  
1088 converters (ADCs), and other electronics components. Model the noise and electronics re-  
1089 sponse characteristics such as gain, shaping time, and filtering. Digitize the continuous signals  
1090 into discrete digital samples.
- 1091 3. **Data readout architecture:** Simulate the readout architecture and data acquisition system  
1092 that collects, stores, and transmits data from the detector to a computing facility for analysis.  
1093 Implement a trigger system that decides whether an event should be recorded based on  
1094 criteria like transverse energy, missing energy, or specific particle signatures.

1095 In addition to the development topics listed above, the project provides a USER role that can  
1096 use the toolchain to model and simulate any detector during the development phase for debugging  
1097 and refining the framework.

## 1098 Performance Target

1099 Performance targets for a High Energy Physics (HEP) detector readout chain simulation framework  
1100 are crucial to ensure that the simulated data accurately represents the behavior of the actual  
1101 detector and meets the needs of the experimental physicists. Here are some key performance  
1102 targets per topic:

### 1103 Topic 1:

- 1104 • *Accurate model of signal generation before conditioning.*  
1105 The model of signal generation based on TCAD simulation in vertex detectors and trackers  
1106 is vital for estimation of charge collection dynamics in order to provide:
  - 1107 – better estimation of cluster multiplicity, vary from 1 to  $\sim 10$  depending on technology  
1108 and geometry, impact on readout electronics, speed, buffering.
  - 1109 – proper position reconstruction and precise resolution estimation ( $<10 \mu m$ ) based on  
1110 realistic carrier dynamics, optimisation of detector performances.
  - 1111 – evaluation of subsequent signal conditioning with fast electronics, taking into account  
1112 signal development time, typically from 100 ps to  $\sim 100$  ns.

- 1113 • *Incorporation of model into framework.*

1114 The model should serve as a link between particle physics generated data and the input for  
1115 simulation of readout electronics.

### 1116 Topic 2:

1117 The target and the methodology for the *Digitization and Signal Processing* topic will be defined  
1118 as part of the milestone M7.2c.2.

### 1119 Topic 3:

- 1120 • *Accuracy: event/cycle-level.*  
1121 Simulated data should closely match real data with well-characterized discrepancies. The  
1122 systematic uncertainties introduced by the simulation should be well-understood and quan-  
1123 tifiable.

- 1124 • *Speed: hundred thousand transactions per second.*  
 1125 The framework should be computationally efficient to handle a large number of simulated  
 1126 events and particle interactions, enabling rapid exploration of physics scenarios.
  
- 1127 • *Scalability & Flexibility: readout components library*  
 1128 The simulation should scale effectively with the complexity of the detector and experimental  
 1129 requirements, allowing for simulations of increasingly larger detectors and more events. In  
 1130 addition, the framework should be adaptable to various detector technologies and configura-  
 1131 tions, accommodating a wide range of experiments in the HEP field. In order to achieve this  
 1132 target, the framework shall include a library of high-level models of the readout architecture  
 1133 components.
  
- 1134 • *Verification: integration in the verification environment.*  
 1135 The framework should produce a model that can be used as a reference for the verification  
 1136 environment.
  
- 1137 • *User-Friendly Interface: documentation and support for user-only roles.*  
 1138 The framework should have an intuitive and well-documented user interface to facilitate  
 1139 its adoption by experimental physicists and researchers with comprehensive documentation  
 1140 and user support resources to assist users in setting up, running, and troubleshooting the  
 1141 simulation.

1142 Meeting these performance targets ensures that the simulation framework is a valuable and  
 1143 reliable tool for experimental physicists in the HEP community, aiding in the design, optimization,  
 1144 and analysis of detector systems in high-energy physics experiments.

#### 1145 **Milestones and Deliverables**

- 1146 • **D7.2c.1** (M12) Delivery of a release of the PixESL framework  
 1147 The first release should support data-driven and triggered readout architecture, be open  
 1148 source, and be well-documented to be re-usable by the community.
  
- 1149 • **M7.2c.2** (M12) Target/methodology for Topic 2  
 1150 Define target and methodology for the Digitization and Signal Processing topic, target M12.
  
- 1151 • **M7.2c.3** (M18) Model Common interface ASIC  
 1152 A milestone where the common interface ASIC modelling is effective.
  
- 1153 • **D7.2c.4** (M24) Delivery of a release of the detector simulation tool-chain.  
 1154 A simulation tool-chain will consist of a Verilog-A macro-model of a pixel matrix with an  
 1155 interface to the PixESL framework. The macro-model will use the data obtained from the  
 1156 semiconductor simulation tools (TCAD and Allpix Squared) and integrate into the IC design  
 1157 flow.

#### 1158 **Multi-disciplinary, transversal content**

1159 Multi-disciplinary, transversal content for a High Energy Physics (HEP) detector readout chain  
 1160 simulation framework refers to components, features, and considerations that cut across various  
 1161 scientific and technical domains to ensure the framework’s versatility and relevance to a wide range  
 1162 of HEP experiments. Here’s a brief description of such content:

- 1163 • *Detector Technologies:* The framework should support various detector technologies, includ-  
 1164 ing calorimeters, tracking detectors, particle identification systems, and more, to accommo-  
 1165 date different experimental setups.
  
- 1166 • *Particle Physics Models:* Integration of comprehensive particle physics models to accurately  
 1167 simulate the behavior of high-energy particles as they interact with matter and produce  
 1168 secondary particles.

- 1169 • *Geometric Configurations*: The ability to define and customize the geometry of the detector  
1170 to match the specific experimental setup, including the materials and positioning of detector  
1171 elements.
- 1172 • *Data Formats*: Support for common data formats (e.g., ROOT, HDF5) to facilitate data  
1173 exchange and analysis across different experiments and collaborations.
- 1174 • *Monte Carlo Techniques*: Implementation of Monte Carlo methods for simulating particle  
1175 interactions and energy depositions, considering various physics processes and cross-sections.
- 1176 • *Electronics Simulation*: Accurate modeling of the readout electronics, including pre-amplifiers,  
1177 amplifiers, digitizers, and trigger systems, to replicate the signal processing chain in detectors.
- 1178 • *Readout Architecture*: A flexible framework supporting data-driven and triggered systems,  
1179 including a model library for the main components for both architecture types.

#### 1180 **Contributors and areas of competence**

- 1181 • **CERN**: The CERN EP department has launched a strategic R&D programme on tech-  
1182 nologies for future experiments. In this context, the IC technology work package, WP5,  
1183 is developing a simulation framework, called PixESL, for the architectural modeling of fu-  
1184 ture particle detectors. In particular, the framework proposed addresses the topic #3 Data  
1185 readout architecture from B.2.2.
- 1186 • **IPHC**: The C4Pi group from IPHC laboratory is working on a new generation of CMOS  
1187 Monolithic active pixel sensors for high-energy physics experiments beyond 2030. The design  
1188 of these sensors involves precise simulation that encompasses both the physics of particle  
1189 sensing in silicon and the behaviour of the electronic microcircuits. A complete and detailed  
1190 simulation chain from the initial interaction of the particle with the silicon to the sensor  
1191 output data is needed. For this task, C4Pi launched a PhD thesis addressing parts of the  
1192 topics #1 and #2 in the proposed framework.

#### 1193 **User-only contributors**

1194 These institutes will get early access to the tools and help the development by providing real use  
1195 cases and feedback.

- 1196 • **PSI**: The PSI HEP group aims to exploit this platform in developing a future chip for the  
1197 CMS inner tracker (PHASE 3). This new chip is designed in a new technology node (28 nm  
1198 TSMC) to interface with the new generation of detectors based on LGAD sensors.
- 1199 • **INFN Cagliari**: group aims to model the design developed in the IGNITE collaboration.
- 1200 • **UK Consortium (University Of Warwick, RAL ASIC Design Group, RAL PPD)**:  
1201 Virtual Framework User providing evaluation and feedback, with the option of greater par-  
1202 ticipation later. The UK consortium aims to develop a Common interface ASIC for a 'No  
1203 Backend' approach as in DRD7.5 and hopes to use this framework as a means to develop  
1204 and decide on the correct architecture for such an ASIC.

#### 1205 **Contact persons:**

- 1206 • Davide Ceresa [davide.ceresa@cern.ch] - CERN
- 1207 • Maciej Kachel [maciej.kachel@iphc.cnrs.fr] - IPHC

#### 1208 **Available resources, existing funding and frameworks**

1209 Table 12 shows the staff and funding currently assured in participating institutes from the relevant  
1210 funding framework for an initial three-year project duration. The values are given as averaged  
1211 annual amounts.



Table 12: Available resources and areas of contribution numbered as in Section B.2.2.

<b>Institute</b>	<b>Framework</b>	<b>Areas of Contribution</b>
CERN IPHC Strasbourg	EP R&D	3. and USER 1.
<b>Total available per year</b>	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
2024	3.0	0
2025	3.0	0
2026	3.0	0
≥ 2026	3.0	0

<sup>1212</sup> **Plans for resource requests**

<sup>1213</sup> Table 13 shows the funding requests to be made by participating institutes from the relevant  
<sup>1214</sup> funding framework. Not all aspirations are available at this time.

Table 13: Planned resource requests. Granted volume not yet available.

<b>Institute</b>	<b>Framework</b>	<b>Request submission year</b>
CERN	EP R&D	2023
IPHC Strasbourg		2023

1215 **B.3 Work Package 7.3: 4D and 5D techniques**

1216 **B.3.1 Project 7.3a: High performance TDC and ADC blocks at ultra-low power**

1217 *This project aims to develop ultra-low power high performance TDC and ADC blocks for use in a*  
 1218 *wide range of future particle physics experiments.*

<b>Project Name</b>	High performance TDC and ADC blocks at ultra-low power (WG7.3a)
<b>Project Description</b>	Development of high performance, ultra-low power TDC and ADC blocks. Duration 3 years. A further extension is planned after 3 years.
<b>Innovative/strategic vision</b>	Develop high-performance, ultra-low power TDC and ADC blocks in advanced CMOS technologies, ready to be deployed as key components of SoC readout ASICs for a variety of future particle detectors.
<b>Performance Target</b>	High resolution ( $\sim 10$ ps) TDC and medium-high resolution (10-14 bits) fast sampling ( $>40$ MSps) ADC blocks. High performance, especially ultra-low power consumption, should be confirmed with a very good Figure of Merit, compared to the state-of-the-art solutions obtained using the same CMOS technology and characterized by similar parameters
<b>Milestones and Deliverables</b>	<b>M7.3a.1</b> (M12) Report on design of ADCs and related blocks <b>M7.3a.2</b> (M12) Report on design of TDCs and related blocks <b>M7.3a.3</b> (M24) Progress report on development of ADCs and related blocks <b>M7.3a.4</b> (M24) Progress report on development of TDCs and related blocks <b>D7.3a.1</b> (M36) Delivery of prototype ASICs of ADCs and related blocks <b>D7.3a.2</b> (M36) Delivery of prototype ASICs of TDCs and related blocks.
<b>Multi-disciplinary, cross-WG content</b>	TDCs and ADCs are common blocks of readout ASICs for wide range of detector systems.
<b>Contributors</b>	AT: TU Graz ES: ICCUB FR: CEA IRFU, CPPM, IP2I, OMEGA KR: DGIST PL: AGH US: SLAC
<b>Available resources</b>	7.3 FTE/yr 500k/yr
<b>Add'l resource need</b>	7.3 FTE/yr 280k/yr

1219 **Project Description**

1220 In newly designed particle physics detection systems, there is a growing demand for detectors with  
 1221 ever-increasing speed, high channel density, and precise measurement of time and signal amplitude  
 1222 in each channel. This can be done only when time or amplitude domain digitization is done  
 1223 at ultra-low power per channel. An ultra-low power, area-efficient, high-speed Analog-to-Digital  
 1224 Converter (ADC) and precise Time-to-Digital Converter (TDC), are two essential components of a  
 1225 high-performance SoC readout ASIC. Many multi-channel readout ASICs in different detectors at  
 1226 LHC and other future experiments require a high-performance medium-high resolution (10-14 bits)  
 1227 ADC with a sampling rate of 40 MSps or higher, and a precise ( $\sim 10$ ps) ultra-low power compact  
 1228 TDC. With technology scaling, the TDC quantization resolution is not affected by reduced supply

1229 voltage and can be designed flexibly by tuning the latency of the delay cells, making the TDC an  
1230 appropriate candidate for low supply applications.

1231 The project will address the development of high-performance TDC and ADC blocks in tech-  
1232 nologies commonly used by the detector community, such as 130/65/28 nm CMOS, for a variety  
1233 of detectors in future HEP experiments. Other blocks directly related to ADC/TDC, essential  
1234 for their high performance (like opamps, serializers) or possibly front-end electronics, will also be  
1235 part of the project. Since the developed blocks can be used in a high radiation environment with  
1236 doses reaching many hundreds of Mrad, radiation hardness verified technologies will be used during  
1237 design and precautions will be taken to improve radiation hardness. Where relevant, the radiation  
1238 hardness tests will also be performed.

1239 The project will feature various topics to be addressed by different collaborators:

- 1240 1. ADC design,
- 1241 2. TDC design,
- 1242 3. Design of analog blocks essential for ADC or TDC (e.g. opamp),
- 1243 4. Design of digital blocks essential for ADC or TDC (e.g. DLL, PLL, serializer),
- 1244 5. Front-end electronics design : full channels with preamps, ADCs and TDCs.

1245 The achieved results will be communicated through reports, conference presentations, scientific  
1246 articles. Completed ADC and TDC blocks will be documented and documentation will be available  
1247 to the community. The availability of the developed blocks would require further consideration,  
1248 both due to licensing or radiation hardness restrictions, as well as intellectual property issues.

1249 The project is originally planned to last 3 years. As the development of high-performance ADC  
1250 and TDC blocks will continue with architectural and technological improvements, it is planned to  
1251 extend it after 3 years.

## 1252 Performance Target

1253 Since different detectors have different requirements for precision in measuring amplitude or time,  
1254 ADCs/TDCs blocks with different specs are needed. Short-term developments use 130/65 nm  
1255 CMOS, while smaller feature size processes such as CMOS 28 nm will be used in R&D works for  
1256 long-term applications. The performance of the ADC/TDC block, mainly speed and power, will  
1257 strongly depend on the technology used, but one of the main goals for each developed block is ultra-  
1258 low power, confirmed by a very good Figure of Merit, compared to state-of-the-art developments  
1259 for a given technology. Some of the development work already started is briefly listed below,  
1260 along with the main characteristic parameters. Other R&D projects, not yet fully defined, will be  
1261 launched in the near future.

1262 ADC projects already underway:

- 1263 • 130/65 nm CMOS. Various fast sampling ( $> 40\text{MSps}$ ) and ultra-low power ( $FOM <$   
1264  $25\text{fJ}/\text{conv.} - \text{step}$ ) ADCs are being developed for HL-LHC detector upgrades and other  
1265 applications. For detectors requiring lower resolution, 10-bit ADCs with expected power  
1266 consumption of about 0.5-1 mW are designed (AGH). For higher resolution applications  
1267 such as 5D calorimetry, 12-bit ADCs designs are underway (AGH, CEA IRFU, ICCUB).
- 1268 • 28 nm CMOS. To achieve better performance (higher sampling rate and lower power) than  
1269 in 130/65 nm CMOS, R&D work began on high-performance ADCs in CMOS 28 nm. One of  
1270 development focuses on 100-200 MSps 10-bit ADC with  $FOM < 10\text{fJ}/\text{conv.} - \text{step}$  (AGH,  
1271 SLAC). Other development effort aims to sample waveform much faster, at 16 GS/s, with a  
1272 small area ( $300 \times 200 \mu\text{m}^2$ ) ADC but at lower resolution of around 7-8 bits (DGIST).

1273 TDC projects already underway:

- 1274 • 130/65 nm CMOS. Fast sampling (10-40 MSps), high resolution (time bin  $\sim 20\text{ps}$ ), low-  
1275 power ( $< 2\text{mW}$ ) TDCs are being developed for future LHC detectors and other fast timing  
1276 applications (CEA IRFU, ICCUB), mainly for ToA, but also for ToT measurements. The

1277 design of a TDC for monolithic pixel applications has also been started in TPSC0 65nm  
1278 (IP2I).

- 1279 • 28 nm CMOS. To achieve better performance at lower power TDC projects in CMOS 28 nm  
1280 have been initiated. One of the projects aims to develop fast ( $40MSps$ ) TDC with ultra-low  
1281 power ( $\sim 18 \mu W@10\%$  occupancy) and 6.25 ps timing resolution, for future 4D trackers and  
1282 5D calorimeters (SLAC). In another project, a TDC with lower timing resolution ( $< 40 ps$ ),  
1283 low-power ( $\sim 5 \mu W@0.1\%$  occupancy), and small area ( $\sim 200 \mu m^2$ ) is designed for pixel  
1284 detectors in HL-LHC and future linear collider (CPPM). Both projects use rad-hard design  
1285 techniques to achieve rad-hard TDCs up to 1-2 Grad dose. A TDC radiation hardness studies  
1286 are also performed (TU Graz).

1287 If not mentioned above, radiation resistance is not precisely defined yet. For applications  
1288 intended for LHC detectors, doses in the range of several tens to several hundred Mrad are typically  
1289 expected and targeted (except for innermost detectors). For other applications, expected doses are  
1290 lower. In parallel to ADC and TDC core blocks other important circuits, necessary for integration  
1291 into the complete signal processing chain of the front-end electronics, such as differential amplifiers  
1292 (AGH, OMEGA, SLAC), PLLs and DLLs (AGH, CEA IRFU, CPPM, ICCUB, SLAC), constant  
1293 fraction discriminators (SLAC) are being developed too. The first joint development of a complete  
1294 ultra-low power ( $\sim 5mW$ ) front-end channel, including analog front-end electronics with ADC and  
1295 TDC, for use in future 5D calorimetry has also been initiated (AGH, CEA IRFU, OMEGA).

#### 1296 **Milestones and Deliverables**

- 1297 • **M7.3a.1** (M12) Report on the design of prototype ADCs and their related blocks by different  
1298 groups in different CMOS technologies
- 1299 • **M7.3a.2** (M12) Report on the design of prototype TDCs and their related blocks by different  
1300 groups in different CMOS technologies
- 1301 • **M7.3a.3** (M24) Progress report on the development of prototype ADCs and their related  
1302 blocks by different groups in different CMOS technologies
- 1303 • **M7.3a.4** (M24) Progress report on the development of prototype TDCs and their related  
1304 blocks by different groups in different CMOS technologies
- 1305 • **D7.3a.1** (M36) Delivery of prototype ASICs of ADCs and their related blocks produced by  
1306 different groups in different CMOS technologies. Measurement results will be provided along  
1307 with the prototypes.
- 1308 • **D7.3a.2** (M36) Delivery of prototype ASICs of TDCs and their related blocks produced by  
1309 different groups in different CMOS technologies. Measurement results will be provided along  
1310 with the prototypes.

#### 1311 **Multi-disciplinary, transversal content**

1312 Time or/and amplitude measurement at ultra-low power is a common concern in high-density  
1313 high-speed detectors for future HEP experiments. TDC and ADC blocks with different specs,  
1314 designed in technologies used by detector community, are needed in complex SoC readout ASICs  
1315 for many detectors. The developed ADC and TDC blocks will find use across the wide range of  
1316 detector systems being considered by the 2021 ECFA Detector R&D Roadmap.

#### 1317 **Contributors and areas of competence**

- 1318 • **AGH**: large track record in mixed-mode front-end ASICs and in particular in ADC design  
1319 with leading contributions to LHC and FAIR experiments. Recently: SALT for UT LHCb,  
1320 contributions to HGCROC for CMS HGCAL and TOFHIR for CMS MTD

- 1321 • **CEA IRFU**: expertise in low noise and mixed-mode front-end radiation hardened ASIC and  
1322 in particular TDC, PLL designs with leading contributions to LHC experiments. Recently:  
1323 contribution to HGCROC for CMS HGAL
- 1324 • **CPPM**: the Marseille Particle Physics Center has been involved for several years in the  
1325 development and construction of the ATLAS detector. The CPPM group is collaborating  
1326 on the design, testing, and construction of the inner detector. Since 2014, CPPM has been  
1327 involved in the RD53 readout chip design.
- 1328 • **DGIST**: expertise in IC design for ultra-high-speed/low-power mixed-signal circuit design  
1329 with a moderate resolution in advanced CMOS technology. Recent records focus on the ADC  
1330 designs in CMOS technologies for a wide range of applications from biomedical applications  
1331 to ultra-high-speed data communication.
- 1332 • **ICCUB**: long track record in development of mixed-mode ASICs for particle physics, space  
1333 missions and medical imaging. Recently: ICECAL for LHCb calorimeter, PACIFIC for the  
1334 LHCb Scintillating fiber tracker and FastIC/FastRICH for future LHCb upgrades (the 2  
1335 latter in collaboration with other groups).
- 1336 • **IP2I**: expertise in development of TDC and in leading implementation of a full precision  
1337 timing readout chain in an IN2P3 R&T Master Project (FASTIME) in 130 nm TSMC tech-  
1338 nology.
- 1339 • **OMEGA**: large track record in mixed-mode front-end ASICs with leading contributions to  
1340 LEP and LHC experiments. Recently: HGCROC for CMS HGAL, ALTIROC for ATLAS  
1341 HGTD and EICROC for EIC.
- 1342 • **SLAC**: large track record in mixed-mode front-end ASICs and in particular ADC and TDC  
1343 design with leading contributions to LHC and photon science experiments. Recently: AL-  
1344 TIROC for ATLAS HGTD
- 1345 • **TU Graz**: expertise in IC reliability with focus on radiation tolerance, aging, electromag-  
1346 netic compatibility (onchip and system) and noise effects in IC, studies include robust archi-  
1347 tectures to mitigate the environmental influence and stress effects.

1348 Project contact person: Marek Idzik, AGH University of Krakow

#### 1349 Available resources, existing funding and frameworks

1350 Table 14 shows the manpower and funding currently assured in participating institutes from the  
1351 relevant funding framework for an initial three-year project duration. The values are given as  
1352 averaged annual amounts.

#### 1353 Estimate of to be requested resources

1354 Table 15 shows the manpower and funding foreseen to be requested by participating institutes  
1355 from the relevant funding framework. Not all aspirations are available at this time.

Table 14: Available resources and areas of contribution numbered as in Section B.3.1.

<b>Institute</b>	<b>Framework</b>	<b>Areas of Contribution</b>
AGH	PL R&D	1,2,3,4,5
CEA IRFU	Institute	1,2,4
CPPM	IN2P3	3,5
DGIST	DGIST R&D	1,3,4
ICCUB	ES R&D	1,2,3,4,5
IP2I	IN2P3	2,4
OMEGA	IN2P3	3,4,5
SLAC	DOE's HEP Detector R&D program, DOE's Accelerate Innovations in Emerging Tech.	1,2,3,4,5
TU Graz	Institute	2,3,4
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>Total available</b>	7.3	500k

Table 15: Resources to be requested. One should consider that requests will be answered in the year following submission.

<b>Institute</b>	<b>Framework</b>	<b>Request submission year</b>
AGH	PL R&D	2024
CEA IRFU	...	2025
CPPM	IN2P3 R&T	2024
DGIST	Europe/Korean R&D	2024
ICCUB	ES/EU R&D	2025
IP2I	IN2P3 Master project framework	2025
OMEGA	IN2P3 R&T	2024
SLAC	DOE's HEP Detector R&D program	2024
TU Graz	Austrian Science Fund	2024
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>Total to be requested</b>	7.3	280k

1356 **B.3.2 Project 7.3b1 Strategies for characterizing and calibrating sources impacting**  
 1357 **time measurements**

1358 *This project aims to study and propose generic data-driven calibration strategies for the time mea-*  
 1359 *surements in detectors requiring high precision timing. These include simulation, impact studies*  
 1360 *and data-based calibration strategies of phase variations in all or part of the detector timing distri-*  
 1361 *bution tree (for example jumps due to resets in the electronics system and or temperature dependent*  
 1362 *phase drift), as well as the calibration of the front-end TDC timewalk and non-linearities.*

<b>Project Name</b>	Strategies for characterizing and calibrating sources impacting time measurements (WG7.3b1)
<b>Project Description</b>	Generic data-driven impact studies and calibration strategies of phase variations for timing detectors. Duration 3 years.
<b>Innovative/strategic vision</b>	First opportunity to have a common strategy between the different experiments for data-driven timing studies.
<b>Performance Target</b>	Design of a protocol of measurement. Development of simulation tools in the different experiments. Definition of common figures of merit. Measurement of the properties in test facilities to compare with the predictions. Design of calibration chain inside the different experiments.
<b>Milestones and Deliverables</b>	<b>D7.3b1.1</b> (M12) Delivery of a report summarising common metrics and description of the effects for simulation <b>M7.3b1.1</b> (M24) Implementation of measurements on realistic DAQ chain <b>D7.3b1.2</b> (M36) Delivery of a report summarising the items (hardware or software) to be improved for the next generation of experiments.
<b>Multi-disciplinary, cross-WG content</b>	Concerns all state-of-the-art timing detectors and therefore requires a unified approach which is proposed by this project. Reciprocal reports with DRD7.3a & 7.3b2
<b>Contributors</b>	CERN: ATLAS HGTD, CMS HGCAL FR: Université Clermont Auvergne. CNRS-IN2P3, LPCA (ATLAS HGTD) US: Boston University (CMS ETL)
<b>Available resources</b>	1.5 FTE/yr (ATLAS & CMS core funds) 0 kEUR <sup>1</sup>
<b>Addt'l resource need</b>	0 FTE 0 kEUR <sup>1</sup>

<sup>1</sup> The teams will have full access to simulation processors, detector simulation data & test-benches

1363 **Project Description**

1364 In view of the unprecedented High-Luminosity conditions of the LHC, both ATLAS and CMS  
 1365 experiments have planned to upgrade their detectors, adding precise timing information to resolve  
 1366 the bunch crossing structure. This information is particularly essential in the forward region, where  
 1367 the tracking resolution is degrading.

1368  
 1369 For ATLAS, the High Granularity Timing Detector (HGTD) aims at complementing the new  
 1370 all-silicon Inner Tracker (ITk) of ATLAS, for pseudo rapidity between 2.4 and 4.0. Composed of  
 1371 four layers of Low Gain Avalanche Diodes (LGADs) it can provide an average time resolution per  
 1372 track ranging from 30 ps to 50 ps at the end of the HL-LHC phase. The CMS experiment pro-  
 1373 poses two new detectors, the High Granularity Calorimeter (HGCAL) and the MIP Timing Layer  
 1374 (MTD), which is composed of the Barrel Timing Layer (BTL) and the Endcap Timing Layer  
 1375 (ETL). The HGCAL sensors provide measurements of both energy and timing, with an expected

1376 resolution of about 30 ps for high energetic electromagnetic and hadronic showers. Similarly to  
1377 HGTD, the ETL consists of 2 layers of LGAD sensors with an expected resolution ranging from  
1378 35 ps to 60 ps at the end of life.

1379

1380 While the sensors are giving an important contribution to the total time resolution (ranging  
1381 from 25 to 30 ps for a MIP (Minimum Ionizing Particle) detector), external effects, such as the  
1382 LHC clock distribution and stability have an important impact to the measurement. To reach the  
1383 precision required by the different experiments to affect the physics, it is thus crucial to understand  
1384 the source of these biases to act on them. Furthermore, the universal character of these effects and  
1385 their recent investigations, implies to have a common strategy between the different experiments  
1386 and could pave the way to the design of future detectors.

1387 In this project, we propose to study generic data-driven calibration strategies for this purpose.  
1388 This includes:

- 1389 • Developing a coherent simulation of all the factors impacting the time measurement;
- 1390 • Constructing a set of figures of merit to asses the calibration;
- 1391 • Studying the impact of the different factors and their mitigation, including (but not limited  
1392 to):
  - 1393 – phase variations in all or part of the detector timing distribution tree, like jumps due  
1394 to resets in the electronics system and or temperature dependent phase drift;
  - 1395 – timewalk effect of the TDC and other non-linearities.

1396 Given the habits of the two experiments involved, this work will be conducted as a general  
1397 forum of exchange of non sensitive information. It will help to foster collaboration at a higher  
1398 scale, similar to the current High Precision Timing Distribution project, with a slightly different  
1399 scope.

## 1400 Performance Target

1401 Several areas of development are identified:

- 1402 1. Design of a protocol of measurement;
- 1403 2. Development of simulation tools in the different experiments;
- 1404 3. Definition of common figures of merit and estimation of their impact on detector's perfor-  
1405 mance;
- 1406 4. Measurement of the properties in test facilities (unique for each experiment) to compare with  
1407 the predictions;
- 1408 5. Design of calibration chain inside the different experiments.

## 1409 Milestones and Deliverables

1410 It is thought that they could be completed in about three years for existing detectors depending  
1411 on the feedback from the various participating groups:

- 1412 • **D7.3b1.1** (M12) Delivery of a report summarising common metrics and description of the  
1413 effects for simulation.
- 1414 • **M7.3b1.1** (M24) Implementation of measurements on realistic DAQ chain (unique for each  
1415 experiment).
- 1416 • **D7.3b1.2** (M36) Delivery of a report summarising the items (hardware or software) to be  
1417 improved for the next generation of experiments.

1418 These areas should attract increasing interest inside the community, initially during the transition  
1419 phase towards commissioning and operation of HL-LHC timing detectors and then with the emer-  
1420 gence of future detectors with even more stringent requirements in terms of timing stability and  
1421 precision.



1422 **Multi-disciplinary, transversal content**

1423 This question concerns all state-of-the-art timing detectors and therefore requires a unified ap-  
 1424 proach which is proposed by this project. It also requires close interactions between timing simu-  
 1425 lation physicists and engineering.

1426 **Contributors and areas of competence**

- 1427 • **CERN:** Several members of the CERN group are involved in the ATLAS and CMS project,  
 1428 with a specific expertise in ASIC simulation.
  - 1429 – ATLAS: Simulation of ASIC jitters.
  - 1430 – CMS: HGCal Simulation of timing effects, calibration.
- 1431 • **Université Clermont Auvergne. CNRS-IN2P3, LPCA** (called LPCA hereunder):  
 1432 ATLAS HGTD: Long lasting experience with the calibration of the detector (initial internal  
 1433 studies) and the simulation of time shifts and jitters.
- 1434 • **Boston University:** CMS ETL early studies performed on the simulation of time shifts  
 1435 and jitters, good interest of the team into the calibration.

1436 The project will be co-managed by two chairs, one from ATLAS and one from CMS. For 2024:

- 1437 • **co-chair:** Louis d’Eramo CERN
- 1438 • **co-chair:** Giacomo Zecchinelli Boston University

1439 **Available resources, existing funding and frameworks**

1440 Table 16 shows the person-power and funding currently assured in participating institutes from  
 1441 the relevant funding framework for an initial three-year project duration. The values are given as  
 1442 averaged annual amounts.

Table 16: Available resources and areas of contribution numbered as in Section B.3.2.

Institute	Framework	Areas of Contribution
CERN	ATLAS & CMS HGCal	1,2,3,4,5
LPCA	ATLAS HGTD	1,2,3,4,5
Boston University	CMS ETL	1,2,3,4,5
	FTE/yr	Annual Funding [EUR]
<b>Available 2024</b>	1.5	0 kEUR <sup>1</sup>
<b>Available 2025</b>	1.5	0 kEUR <sup>1</sup>
<b>Available 2026</b>	1.5	0 kEUR <sup>1</sup>
<b>Available &gt;2026</b>	1.5	0 kEUR <sup>1</sup>
<b>Total available (2024-2026)</b>	4.5	0 kEUR <sup>1</sup>

<sup>1</sup> The teams will have full access to simulation processors, detector simulation data & test-benches

1443 **Estimate of to be requested resources**

1444 Table 17 shows the personpower and funding foreseen to be requested by participating institutes  
 1445 from the relevant funding framework. Not all aspirations are available at this time. As explained in  
 1446 Section B.3.2, this forum only requires human resources, the hardware component being developed  
 1447 by each experiment.

Table 17: Resources to be requested. One should consider that requests will be answered in the year following submission.

<b>Institute</b>	<b>Framework</b>	<b>Request submission year</b>
LPCA	FR IN2P3 Funding	2024 (tbc) <sup>1</sup>
Boston University	D.O.E. funding	2024 (tbc) <sup>1</sup>

<sup>1</sup> The teams will have full access to simulation processors, detector simulation data & test-benches

1448 **B.3.3 Project 7.3b2: Timing Distribution Techniques**

1449 *This project aims to study and propose strategies to optimize and assess ultimate precision and*  
 1450 *determinism of timing distribution systems for future detectors. The precision target of upcoming*  
 1451 *timing detectors is now enforcing new figures of merit to be taken into account in addition to the*  
 1452 *traditional random jitter, such as clock phase stability and determinism (at picosecond level). Such*  
 1453 *metrics are systems- and COTS-specific and need to be carefully assessed. In addition, generic*  
 1454 *solutions shall be provided to mitigate the various kinds of instabilities brought by the selected*  
 1455 *components. This project will be carried out in tight collaboration with its counterpart project*  
 1456 *based on simulation (7.3b1): Strategies for characterizing and calibrating sources impacting time*  
 1457 *measurements.*

<b>Project Name</b>	Timing Distribution Techniques (WG7.3b2)
<b>Project Description</b>	Bench-marking of the performance of COTS- or custom-based solutions to assess achievable timing precision and determinism. Investigation of generic solutions to mitigate the observed limitations.
<b>Innovative/strategic vision</b>	Common effort of the community to explore limits of COTS and reach ambitious timing precision not targeted by commercially available solutions
<b>Performance Target</b>	Develop and compare implementations on different COTS and custom platforms. Studies and implementation of FPGA-agnostic or ground-breaking solutions to improve phase stability.
<b>Milestones and Deliverables</b>	<p><b>M7.3b2.1</b> (M12) Specification for a light-weight timing and synchronization protocol also capable of passing fixed latency messages</p> <p><b>D7.3b2.2</b> (M18) Deliver a report comparing the phase determinism of various FPGAs (PolarFire, Agilix, Versal) and potential mitigation mechanisms</p> <p><b>D7.3b2.3</b> (M18) Delivery of first demonstrators of the light-weight protocol, and of a generic deterministic link based on AMD FPGAs and DDMTD + DCPS ASICs from University of Minnesota</p> <p><b>M7.3b2.2</b> (M18) Submission of a unique chip for Phase Monitoring and Phase Shifting (PMPS)</p> <p><b>D7.3b2.4</b> (M24) Delivery of a report on White Rabbit for 4D detectors and for Agilix FPGA</p> <p><b>D7.3b2.5</b> (M36) Delivery of a report summarising a proof of concept demonstration of a FPGA-Agnostic Cascaded Link (FACL) with PMPS ASIC.</p> <p><b>M7.3b2.3</b> (M60) Example of a Milestone if the project continues in Phase II: Implementation of a proof of concept of a FACL with future chips from CERN (SysPIC2 and SysPhDem) as an End-Node.</p>
<b>Multi-disciplinary, cross-WG content</b>	Distribution is critical and universal to all detectors requiring timing. DRD7.3b1 and 7.3b2 will feed each other with simulation and assessed figures
<b>Contributors</b>	<p>CERN: HPTD team</p> <p>ES: CIEMAT, ITAINNOVA, CSIC (IFCA &amp; IMB-CNM)</p> <p>FR: IN2P3 (CPPM, IJCLab)</p> <p>UK: Bristol University</p> <p>NL: Nikhef</p> <p>USA: The University of Minnesota</p>
<b>Available resources</b>	18.7 FTE, 310kEUR over 3 years
<b>Add'l resource need</b>	10.6 FTE, 485kEUR over 3 years

## 1458 **Project Description**

1459 With the increase of luminosity in future colliders, the need of timing detectors with very high  
1460 resolution is rapidly increasing. This requires the collision clock signal to be distributed with  
1461 very high precision and stability (o(ps)). However, high determinism of clock and data recovery  
1462 solutions at picosecond levels is not a high priority of COTS manufacturers. Limits need therefore  
1463 to be explored for these solutions and implementation must be carefully studied and optimized in  
1464 order to achieve this challenging goal.

1465 The project will feature various topics to be addressed by different collaborators in order to  
1466 cover several aspects of this topic. These are:

- 1467 • Explore limits for these solutions: Develop and compare implementations on different COTS  
1468 and custom platforms. Assess their ultimate performance.
- 1469 • Carefully study and optimize implementation: Study and implement solutions to improve  
1470 phase stability and mitigate non-determinism
- 1471 • Explore alternative ways of distributing timing.

1472 This project will be handled as a forum where results, plans, ideas and challenges will be openly  
1473 and regularly shared between the participating teams. It will be chaired on a rotating basis.

## 1474 **Performance Target**

1475 Several parallel and complementary studies (Themes) are proposed by the participating institutes:

- 1476 • *Theme 1:* Precise & deterministic timing distribution study with Microsemi and AMD FP-  
1477 GAs (CIEMAT, Nikhef)
- 1478 • *Theme 2:* Precise & deterministic timing distribution study with Intel FPGAs (IN2P3  
1479 CPPM)
- 1480 • *Theme 3:* White Rabbit Implementation on Intel based Back-End boards (IN2P3 IJCLab)
- 1481 • *Theme 4:* White Rabbit Clock distribution system prototype for 4D detectors (ITAINNOVA,  
1482 IFCA, IMB-CNM)
- 1483 • *Theme 5:* Generic solutions for precise and deterministic clock distribution with non-deterministic  
1484 COTS and custom ASICs (CERN, University of Minnesota)
- 1485 • *Theme 6:* New protocol development for precise & deterministic clock and timestamp dis-  
1486 tribution for future non LHC experiments (Bristol University)

## 1487 **Milestones and Deliverables**

- 1488 • **M7.3b2.1** (M12) Specification for a light-weight timing and synchronization protocol also  
1489 capable of passing fixed latency messages, implementable in a wide range of COTS hardware  
1490 and targeting a small footprint if implemented in an ASIC, and aiming for alignment of clocks  
1491 at timing endpoints of better than 10ps RMS (report) - Theme 6
- 1492 • **D7.3b2.2** (M18) Delivery of a report on compared phase determinism of various FPGAs  
1493 (PolarFire, Agilix, Versal) and potential mitigation mechanisms - Themes 1 and 2.
- 1494 • **D7.3b2.3** (M18) Delivery of first demonstrator of a generic deterministic link based on AMD  
1495 FPGAs and DDMTD + DCPS ASICs from University of Minnesota (a paper will be written)  
1496 - Theme 5.
- 1497 • **M7.3b2.2** (M18) Submission of a unique chip for Phase Monitoring and Phase Shifting  
1498 (PMPS) - Theme 5.
- 1499 • **D7.3b2.4** (M24) Delivery of a report on White Rabbit for 4D detectors and for Agilix FPGA  
1500 - Themes 3 and 4.

- 1501 • **D7.3b2.5** (M36) Delivery of a report summarising the proof of concept of a single FPGA-  
1502 Agnostic Cascaded Link (FACL) with PMPS ASIC (a paper will be written and the firmware  
1503 and hardware IPs will be made available in Gitlab) - Theme 5.
- 1504 • **M7.3b2.3** (M60) An outlook towards a potential Phase-II of this 7.3b2 project is the imple-  
1505 mentation of a proof of concept of a FACL or of the light-weight protocol with future devices  
1506 from DRD7.1 and CERN EP RnD Work Package 6 as End-Node. These components are  
1507 expected for mid 2028 in the framework of CERN EP RnD work package 6 - Themes 5 and  
1508 6.

#### 1509 **Multi-disciplinary, transversal content**

1510 This activity is universal across HEP for detectors requiring precision timing. DRD7.3b1 and 7.3b2  
1511 will feed each other with simulation and assessed figures.

#### 1512 **Contributors and areas of competence**

1513 The main contributors for this project are:

- 1514 • **Bristol University:** Long expertise in electronics for detectors, and timing distribution of  
1515 Dune.
- 1516 • **CERN:** Activity hosted in the HPTD (High Precision Timing Distribution) team. 20 years  
1517 of expertise in timing distribution, HPTD Interest Group Coordination
- 1518 • **CIEMAT:** Activity hosted in a group of 4 people with long term expertise developing, testing  
1519 and commissioning electronics systems for HEP in the framework of the CMS experiment.
- 1520 • **IN2P3 (CPPM & IJCLAB):** Activity hosted in a team of 4.5 FTE which involves 5 IN2P3  
1521 labs and CERN teams already including specialists of software, hardware, firmware currently  
1522 involved in White Rabbit development with research and technology (R&T) project. IJCLab  
1523 has at its disposal test and qualification setups from the Paris Observatory (SYRTE).
- 1524 • **ITAINNOVA, CSIC (IFCA & IMB-CNM):** Activity hosted in a group of 6 people in  
1525 electronics for particle physics for 25 years (CMS Pixel upgrade, CMS ETL, RD53, ETROC).
- 1526 • **Nikhef:** Activity hosted in a group of 2 people in the Electronic Technology department,  
1527 with expertise on timing distribution (FELIX and White Rabbit).
- 1528 • **University of Minnesota** Long expertise in detector design and construction. Expertise  
1529 in custom electronics for detectors, precision clock distribution using COTS and in ASIC  
1530 design.

1531 The project will be managed on a rotational basis, with one year's deputy project manager  
1532 becoming the project manager the following year. For 2024:

- 1533 • **Project Leader:** Sophie Baron (CERN)
- 1534 • **Deputy:** Javier Galindo (Itainnova)

#### 1535 **Available resources, existing funding and frameworks**

1536 Table 18 shows the manpower and funding currently assured in participating institutes from the  
1537 relevant funding framework for an initial three-year project duration. The values are given as  
1538 averaged annual amounts.

#### 1539 **Estimate of to be requested resources**

1540 Table 19 shows the manpower and funding foreseen to be requested by participating institutes  
1541 from the relevant funding framework. Not all aspirations are available at this time.

Table 18: Available resources and areas of contribution numbered as in Section B.3.3.

<b>Institute</b>	<b>Framework</b>	<b>Areas of Contribution</b>
CPPM CNRS/IN2P3	FR IN2P3 Funding	Theme 2
Bristol University	UK R&D	Theme 6
CERN	CERN EP R&D	Theme 5
CIEMAT	Spanish R&D funding	Theme 1
CSIC (IFCA/IMB-CNM)	Spanish R&D funding	Theme 4
IJCLab CNRS/IN2P3	FR IN2P3 Funding	Theme 3
ITAINNOVA	Spanish R&D funding	Theme 4
Nikhef	NL R&D funding	Theme 1
University of Minnesota	DOE Instrumentation R&D	Theme 5
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>Available 2024</b>	7.2	162.5k
<b>Available 2025</b>	6.8	117.5k
<b>Available 2026</b>	4.7	30k
<b>Available &gt;2026</b>	3.6	10k
<b>Total available (2024-2026)</b>	18.7	310k

Table 19: Resources to be requested. One should consider that requests will be answered in the year following submission.

<b>Institute</b>	<b>Framework</b>	<b>Request submission year</b>
CPPM CNRS/IN2P3	FR IN2P3 Funding	2024
CERN	CERN EP R&D	2026
CIEMAT	Spanish R&D funding	2024
CSIC (IFCA/IMB-CNM)	Spanish R&D funding	2024
IJCLab CNRS/IN2P3	FR IN2P3 Funding	2023/2024
ITAINNOVA	Spanish R&D funding	2024
Nikhef	NL R&D funding	2024
University of Minnesota	DOE Instrumentation R&D	2023
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>To be requested 2024</b>	2	50k
<b>To be requested 2025</b>	3	170k
<b>To be requested 2026</b>	5.6	265k
<b>To be requested &gt;2026</b>	7.1	265k
<b>Total To be requested (2024-2026)</b>	10.6	485k

1542 **B.4 Work Package 7.4: Extreme environments**

1543 **B.4.1 Project 7.4a: modelling and Development of Cryogenic CMOS PDKs and IP**

1544 *The project will focus on cryogenic device modelling from selected CMOS technology nodes, the*  
 1545 *development of "cold" Process Design Kits (PDKs) and mixed-signal CMOS IP blocks and mixed-*  
 1546 *signal demonstrator chips for cryogenic operation.*

<b>Project Name</b>	Device modelling and Development of Cryogenic CMOS PDKs and IP (WG7.4a)
<b>Project Description</b>	Device modelling from selected CMOS technology nodes, development of "cold" Process Design Kits (PDKs), design and characterisation of mixed-signal CMOS IP blocks and demonstrator chips for photon detection in (LAr, LXe) noble liquid experiments, quantum computing interface and sensing.
<b>Innovative/strategic vision</b>	The aggregation of the international research teams will create the critical mass needed for the construction of infrastructures and tools, needed for device characterisation and modelling , towards the development of Cold PDKs and cold-IP blocks. These will be made available to a wider community working towards the construction of frontier particle and photon cryogenic detectors.
<b>Performance Target</b>	Cold PDK for a deep sub-micron CMOS technology, with temperature corners at 165-87-77-4K, Cold IP blocks demonstrated on board of a multi-channel mixed-mode demonstrator chip.
<b>Milestones and Deliverables</b>	<b>D7.4a.1</b> (M9) Deliver a specification and requirements document for a full-chip demonstrator. <b>M7.4a.2</b> (M18) Cold-PDK for TSMC28nm complete <b>M7.4a.3</b> (M26) Tapeout of full-demonstrator chip <b>D7.4a.4</b> (M38) Deliver a report of full-demonstrator silicon chip characterisation.
<b>Multi-disciplinary, cross-WG content</b>	The availability of reliable device models and PDKs for advanced CMOS technology nodes, qualified for operation at cryogenic temperatures, will pave the way for the development of cryo-qualified CMOS IP blocks suitable for integration on complex mixed-signal ASICs for DRD2 and DRD5.
<b>Contributors</b>	Graz University of Technology (Austria) University of Sherbrooke (Canada) Forschungszentrum Jülich (Germany) INFN (Italy) KEK (Japan) ICCUB, University of Barcelona (Spain) EPFL (Switzerland) RHUL (UK) University of Oxford (UK) Fermilab (US)
<b>Available resources</b>	5.4 FTE/yr 46k/yr
<b>Add'l resource need</b>	6.3 FTE/yr 184k/yr

1547 **Project Description**

1548 Modern CMOS technologies are qualified down to -40C and, although the extrapolation of the  
 1549 device models down to 77K was verified with VDSM bulk CMOS and FDSOI technology nodes,

1550 cold PDKs are fundamental for the development of complex mixed-signal ASICs implementing  
1551 innovative detector architecture and concepts, data transfer, readout and control. Future Noble  
1552 Liquid detectors for dark matter searches, neutrino physics, quantum computing interface elec-  
1553 tronics and quantum sensing will require integrated electronics operating down to the 87K and  
1554 4K/100mK temperature ranges, respectively. Some foundries are already working on the develop-  
1555 ment of cryo-capable nodes (e.g. GF 22nm FD-SOI or SkyWater, which offers a 90nm node with  
1556 cryo-models at 45K-77K-120K-150K) and it is reasonable to assume that the growing interest on  
1557 the use of CMOS for Quantum Computing and Quantum Sensing could open new opportunities  
1558 for collaborative efforts with selected silicon foundries on the optimisation of solid-state sensors  
1559 and CMOS processes for operation at cryogenic temperatures.

1560 The aggregation of the international research team participating to the project will create the  
1561 critical mass and infrastructures' network needed to work on device characterisation, development  
1562 of reliable models and PDK deployment on advanced CMOS for cryogenic temperatures. The  
1563 project will select the TSMC 28nm as baseline technology node, while for the TSMC 65nm 87K  
1564 corners will be made available by Fermilab. While the project aims to have the initial involvement  
1565 of an industrial partner for the cold-PDK design, the availability of new funding and resources will  
1566 allow to create infrastructures, tools and competences for in-house cold-PDK development. The  
1567 potential applications of these IP blocks and design framework include photon detection in Liquid  
1568 Argon and Liquid Xenon experiments for astroparticle physics, and CMOS interface circuitry  
1569 for quantum computing and sensing. Consequently, the project will explore temperature corners  
1570 spanning from 165K-87K down to 4K.

1571 The design teams will, in parallel, develop core mixed-signal IPs optimised for low-temperature  
1572 operation, such as ADCs, TDCs, DACs, LVDS transceivers, SPI, bandgaps and power management  
1573 circuits. The project will also support the characterisation, documentation and git repository of  
1574 such Cold-IP Library. The design groups will work on the development of a small-scale (MPW)  
1575 cold demonstrator single-photon detector chip for fast timing applications implementing a low-  
1576 power and scalable architecture. The use of a digital-on-top integration flow on such a multi-  
1577 channel mixed-signal IC will allow for the demonstration of the cold-PDK capabilities for the  
1578 implementation of system-ready complex designs.

## 1579 **Performance Target**

1580 The overall goal of this project is to develop tools and infrastructures for device parameter ex-  
1581 traction and modelling of selected CMOS technology nodes at cryogenic temperatures, and the  
1582 development of cryo-qualified CMOS IP blocks and integration flows for the design of complex  
1583 multi-channel ASICs for photon and particle detection implementing innovative and scalable ar-  
1584 chitectures. The characterisation of test structures and parameter extraction will make use of the  
1585 facilities already installed at Fermilab, EPFL and FZJ. These groups will then join the IC de-  
1586 sign and characterisation team, which also include ICCUB, TU Graz, KEK, U. Sherbrooke, INFN  
1587 and RHUL/Oxford. The project will develop innovative IP blocks and a full-scale photon sensor  
1588 demonstrator chip for operation at temperatures down to 4K.

## 1589 **Milestones and Deliverables**

- 1590 • **D7.4a.1** (M9) Deliver a specification and requirements document for a full-chip demonstra-  
1591 tor.
- 1592 • **M7.4a.2** (M18) Cold-PDK for TSMS28nm complete.
- 1593 • **M7.4a.3** (M26) Tapeout of full-demonstrator chip.
- 1594 • **D7.4a.4** (M38) Deliver a report of full-demonstrator silicon chip characterisation.

1595 The specification and requirements document for a full-chip demonstrator will be delivered  
1596 after a wide discussion with the community working on the research towards innovative noble-liquid  
1597 detectors for astroparticle physics, as well as the groups developing sensing and interface electronics  
1598 for quantum computing. The development of the cold-PDK, which includes the fabrication of test  
1599 structures, characterisation and modelling, will start with the kick-off of the project and does not



1600 gate the IP design activities. General purpose IPs will be adapted from WG7.3.1 and the design  
1601 of custom cold IP blocks, as well as the chip integration and verification flows, will start using the  
1602 foundry’s standard CMOS PDK. The availability of the cold-PDK with a float time of 8 months  
1603 in respect to the full-chip tapeout should allow for a thorough verification task before the chip  
1604 fabrication.

### 1605 **Multi-disciplinary, transversal content**

1606 The availability of reliable device models and PDKs for advanced CMOS technology nodes, qualified  
1607 for the design of mixed-signal circuits and full-chip integration and sign-off of complex ASICs  
1608 targeting operation at cryogenic temperatures, will pave the way for the development of core IPs  
1609 and chips for other DRDs: e.g. DRD2 (Liquid Detectors) and DRD5 (Quantum and Emerging  
1610 Technologies). A substantial amount of the modelling activity would apply just as well to radiation  
1611 models, thereby a consistent synergy with Project 7.4b ”Radiation resistance of advanced CMOS  
1612 nodes” is foreseen. Moreover, the development of innovative cold IP blocks will benefit from a  
1613 strong synergy with Project 7.3a: ”High performance TDC and ADC blocks at ultra-low power”.

1614 Since the modelling, PDK and IP core qualification tasks will extend to temperature range below  
1615 4K, the results of this research project could find application in the field of quantum computing  
1616 and generate potential for technology transfer towards industrial applications.

### 1617 **Contributors and areas of competence**

- 1618 • WP1: CMOS Cold Process Design Kit development and parameter extraction
  - 1619 – FZJ: characterisation circuits and participation in cryo-measurements. FZJ is currently  
1620 characterising a 22nm FD-SOI technology for a cryo-PDK.
  - 1621 – Fermilab/EPFL: development of cryo-PDK (BSIM-IMG) for 22nm FDSOI well under  
1622 way in collaboration with Synopsys, cryogenic models and libraries for extended lifetime  
1623 developed for 65nm, 4K and 55K dry closed loop cryostat, development of simplified  
1624 EKV models for analog design (with EPFL). Also currently working on AI/ML deep-  
1625 learning modelling for extreme environments (including cryo operation). Collaboration  
1626 with GF for upcoming cryoPDK for their 28nm HV process.
  - 1627 – INFN: PAC200 Cryoprobe for 8-inch wafer measurements at 77K currently operating  
1628 at INFN-LNGS, needed for wafer-level characterisation, mismatch and yield measure-  
1629 ments; Smaller setups and dry cryostats for LN characterisation.
  - 1630 – RHUL/Oxford: operations down to ULT (in the London Low Temperature Laboratory  
1631 has cryostats reaching 100 microKelvin, first ASIC operations at 1K expected soon).  
1632 Currently using available setups for ASIC measurement at 4K.
- 1633 • WP2: CMOS IP development, mixed-signal ASIC demonstrator design and characterisation
  - 1634 – U. Sherbrooke: Small SPAD array with readout chain including TDC.
  - 1635 – FZJ: Design of bandgap, voltage regulators and power management, flexible/scalable  
1636 ADC, DACs, PLLs; extensive RT and cryo verification capabilities available.
  - 1637 – ICCUB: Readout ASICs for SiPMs in RICH and PID detectors focused to “mild” cryo-  
1638 genic operation (required due to sensor radiation damage).
  - 1639 – TU Graz: Focus on 28nm variability and aging at cryo-temperatures. Characterisation  
1640 of IPs currently in design (28nm: LDO, TDC, ) with respect to longevity (accelerated  
1641 stress). Improved developments for these IPs and further IP blocks.
  - 1642 – Fermilab: currently focusing on 22nm FDSOI: large portfolio of chips and circuit blocks  
1643 for 4K operation (PLL, VCO, ADC, SRAM, NN for anomaly detection, low power  
1644 DACs, 5ps resolution TDC, etc.). For 65nm: circuit blocks (LVDS Rx and Tx, POR,  
1645 Bandgap, etc) plus custom 90nm standard cell digital library for longevity ( 230 cells,  
1646 including STA libraries). Collaboration with GF for development of cryo SPADs (LAr,  
1647 LN2).

- 1648 – KEK: Readout ASICs for liquid-Ar detectors, custom IPs (ADC/DAC) for quantum  
1649 computing and test facilities for 4K operation.
- 1650 – INFN: Circuits and architectures for time-based readout systems, TDCs and SiPM  
1651 readout front-ends, SPI, LVDS transceivers and chip integration.
- 1652 – RHUL/Oxford: ASIC characterisation of single-photon and timing response.
- 1653 • Project 7.4a contact person: Manuel Rolo.

#### 1654 Available resources, existing funding and frameworks

1655 The FZJ has an active R&D using a 22nm FDSOI technology and with participation of industrial  
1656 partners. In addition, the group developed in the past optimised signal-processing circuits for  
1657 operation at cryogenic temperatures. The FZJ infrastructure is ready for measurements down to  
1658 6 Kelvin, while a cryostat to measure at mK temperatures is currently in preparation. Currently,  
1659 the core group that is working on cryogenic activities comprises 6 senior scientists and 5 doctoral  
1660 researchers. A realistically minimum contribution to this research task would require funding for  
1661 two doctoral researchers, however larger teams can be assembled depending on agreements within  
1662 the working group.

1663 The INFN and RHUL/Oxford groups collaborate on the development and production of CMOS  
1664 ASICs for SiPM readout on dark matter cryogenic detectors, with a large team of scientists and  
1665 engineers currently working on the construction of cryogenic photon sensors and integrated CMOS  
1666 readout (designed at INFN) for the instrumentation of 6  $m^2$  of detector operating at LAr temper-  
1667 ature. The INFN and RHUL/Oxford groups will provide access to infrastructures for tests at 77K  
1668 and 1K/100mK, respectively. At INFN the involvement of several microelectronics experts and  
1669 PhD students is foreseen, while the contribution of UK groups would involve both senior scientists  
1670 and a solid group of PhD and post-doctoral researchers.

1671 At KEK, other than expert ASIC designers, physicists and technical staff, the team expects to  
1672 engage long-term budget assigned to this activity. Design experience on cryogenic chip design is  
1673 also present at KEK, with the group having developed ASICs for dual-phase liquid-Ar TPCs with  
1674 180 nm CMOS. A new test setup for cryogenic electronics is in preparation.

1675 Fermilab is leading several activities for the cryogenic characterisation of 22FDX transistors. In  
1676 a collaboration with Synopsys and UTA, the laboratory is working on PDK-compatible BSIM-IMG  
1677 for 4K and on measurement and modelling of high voltage devices at 4K.

1678 EPFL, in collaboration with Fermilab, is conducting measurements of transistors at 4K and is  
1679 developing simplified EKV models for analog design and low noise test structure measurements.  
1680 These models will refer to a number of technologies, in primis, 22FDX.

1681 In addition, Fermilab developed cryogenic CMOS models (84K), vendor based on test structures  
1682 and data collected by FNAL, SMU and BNL groups. The list of IPs available include LVDS Tx  
1683 and Rx, POR, Bandgap, level shifters, IO circuitry, which were integrated on system-ready chips  
1684 (COLDATA, COLDADC) in collaboration with LBNL, BNL and SMU.

1685 The groups from University of Sherbrooke, TU Graz and ICCUB will contribute to the design  
1686 of SPAD arrays and to the design and characterisation of core IP blocks and demonstrator chips.

1687 Table 20 shows the manpower and funding currently assured in participating institutes from  
1688 the relevant funding framework for an initial three-year project duration. The values are given as  
1689 averaged annual amounts.

#### 1690 Estimate of to be requested resources

1691 Table 21 shows the manpower and funding foreseen to be requested by participating institutes  
1692 from the relevant funding framework.

Table 20: Available resources and areas of contribution numbered as in Section B.4.1.

<b>Institute</b>	<b>Framework</b>	<b>Areas of Contribution</b>
TU Graz	tbd	WP2
U. Sherbrooke	tbd	WP2
FZJ	FZJ	WP1, WP2
INFN	Darkside-20K, DUNE	WP1, WP2
KEK	KEK-ITDC	WP2
ICCUB	LHCb, CTA	WP2
EPFL	DUNE	WP1
RHUL	Darkside-20K	WP1, WP2
U. Oxford	Darkside-20K	WP1, WP2
Fermilab	tbd	WP1, WP2
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>Total available</b>	6.6/5.1/4.6/3.0	48k/50k/40k/20k

Table 21: Resources to be requested. One should consider that requests will be answered in the year following submission.

<b>Institute</b>	<b>Framework</b>	<b>Request submission year</b>
TU Graz	tbd	2024
U. Sherbrooke	tbd	tbd
FZJ	DFG	2024
INFN	INFN-CSN5, DUNE	2024
KEK	KEK-ITDC	2024
ICCUB	MCIN, EC	2024
EPFL	DUNE	2024
RHUL	Darkside-20K	2024
U. Oxford	Darkside-20K	2024
Fermilab	tbd	2024
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>Total to be requested</b>	4.0/7.5/7.5/7.5	110k/191k/251k/140k

1693 **B.4.2 Project 7.4b: Radiation Resistance of Advanced CMOS Nodes**

1694 *This project investigates the radiation response of CMOS technologies from the 28nm node onward*  
 1695 *for use in the next generations of ASICs for particle detectors.*

<b>Project Name</b>	Radiation Resistance of Advanced CMOS Nodes (WG7.4b)
<b>Project Description</b>	This project aims to evaluate the radiation response (total ionizing dose TID, single event effects SEE, and displacement damage DD) of commercial CMOS technologies more advanced than the 65nm node for use in the next generations of ASICs for particle detectors. Duration 4-5 years.
<b>Innovative/strategic vision</b>	Understanding the effects of radiation on CMOS technologies is essential for the design of ASICs used in particle detectors. This project represents a first and crucial step in evaluating the performance of advanced CMOS nodes for the unique environment of particle detectors.
<b>Performance Target</b>	Deepen the knowledge of the radiation response of 40nm and 28nm technologies and begin to study finFETs technologies.
<b>Milestones and Deliverables</b>	Month 12: D7.4b.1 28nm CMOS front-end (FE) circuits for pixel sensors prototype; TID test of IP-blocks in 28nm node. <b>D7.4b.1</b> (M12) Deliver a 28nm CMOS front-end (FE) circuits for pixel sensors prototype; TID test of IP-blocks in 28nm node <b>D7.4b.2</b> (M18) Deliver a chip in 28nm CMOS including matrices of FE channels for readout of pixel sensors <b>M7.4b.3</b> (M24) Radiation test of FE structures; Design and testing of rad-hard memory elements in 28nm node <b>D7.4b.4</b> (M36) Deliver a prototype in FinFET technology including IP blocks for pixel readout circuits <b>D7.4b.5</b> (M42) Deliver a chip in FinFET technology including matrices of FE channels for readout of pixel sensors <b>M7.4b.6</b> (M48) Radiation qualification (report) of the FinFET readout channels.
<b>Multi-disciplinary, cross-WG content</b>	In order to ensure the success of projects involving ASIC design for particle detectors, it is imperative to consider the radiation resistance of the technologies used. On the other hand, the definition of radiation qualification would greatly benefit from the input of the designer. For example, ASICs developed in WP7.3a must be radiation tolerant and could also serve as valuable test vehicles to evaluate radiation effects.
<b>Contributors</b>	CERN AT: TU Graz IT: INFN Pavia, Uni. Bergamo, Uni. Padova, Uni. Pavia FR: CPPM
<b>Available resources</b>	3.2 FTE/yr 104k/yr
<b>Addt'l resource need</b>	2.4 FTE/yr 105k/yr

1696 **Project Description**

1697 CMOS technology has long served as the foundation for electronic devices used in both commercial  
 1698 and scientific applications. The performance of MOS transistors generally improves as feature size  
 1699 is reduced, leading to continuous efforts to miniaturize the technology and devices. The benefits of  
 1700 scaling have led CERN to move from the 250nm technology node used for the Application Specific  
 1701 Integrated Circuits (ASICs) installed in the particle detectors of the LHC, to the 130nm and 65nm

1702 CMOS technologies used for the HL-LHC, and more recently to the 28nm technology for post-LS4  
1703 projects. Although scaling brings performance benefits, the sensitivity of CMOS technology to  
1704 radiation effects does not necessarily improve with advanced nodes. As ASICs for future detector  
1705 will continue to be based on CMOS technology, it is imperative to assess the radiation hardness  
1706 of advanced nodes. The evaluation of the radiation sensitivity of a technology node may require  
1707 multiple years and it is a multi-perspective process that benefits from a collaborative effort across  
1708 several institutes.

- 1709 1. prototyping test chips in 28nm CMOS technology,
- 1710 2. radiation tests in 28nm CMOS technology,
- 1711 3. prototyping test chips in FinFET technology,
- 1712 4. radiation tests in FinFET technology,

### 1713 **Performance Target**

1714 The goal of the project is to evaluate the radiation response of advanced CMOS technologies,  
1715 providing designers with the necessary information to be able to develop radiation-resistant ASICs.  
1716 Thus, on the one hand the project is exploratory in nature, seeking to study each technology  
1717 accessed, and on the other hand it has the practical purpose of providing information to designers  
1718 regarding the technology already used. The project deliverables will therefore include the design  
1719 of both simple and complex test chips to comprehensively evaluate the physical mechanisms that  
1720 drive a given technology node's response to ionizing and non-ionizing cumulative effects (TID and  
1721 DD), as well as sensitivity to SEE. The results of these tests will be shared with the community  
1722 through detailed reports and journal articles.

### 1723 **Milestones and Deliverables**

- 1724 • **D7.4b.1** (M12) Deliver a prototype chip in 28nm CMOS including analog building blocks  
1725 for the design of front-end circuits for pixel sensors.
- 1726 • **M7.4b.1** - (M12) Report on random telegraph noise density and TID evolution in 40nm bulk  
1727 CMOS small devices will be prepared. (Although 40nm technology may not be the main focus  
1728 of future studies, the methodology developed to measure and evaluate RTND on irradiated  
1729 40nm-node-device will serve as a model for chips and tests on more advanced technologies. )
- 1730 • **M7.4b.2** - (M12) Radiation tolerance qualification study of the IP-blocks in 28nm technology  
1731 will be undertaken.
- 1732 • **D7.4b.2** (M18) Deliver a small-area chip in 28nm CMOS including matrices of front-end  
1733 channels for the readout of pixel sensors.
- 1734 • **D7.4b.3** - (M24) The design and test of radiation-hard memory elements in 28nm technology.
- 1735 • **M7.4b.3** (M24) Radiation tolerance qualification of the submitted front-end structures.
- 1736 • **M7.4b.4** (M24) Report on a study of random telegraph noise density and TID evolution in  
1737 the 28nm bulk CMOS small devices will be prepared.
- 1738 • **D7.4b.4** (M36) Deliver a prototype chip in a FinFET technology including IP blocks for the  
1739 design of pixel readout circuits.
- 1740 • **D7.4b.5** (M42) Delivery of a second small-area chip in a FinFET technology including ma-  
1741 trices of front-end channels for the readout of pixel sensors.
- 1742 • **M7.4b.6** (M48) Radiation tolerance qualification (report) of the FinFET readout channels.

1743 **Multi-disciplinary, transversal content**

1744 An extensive examination of the radiation response of CMOS technologies demands a diverse  
1745 range of skills, spanning designing of test chips, PCBs, and test systems. Other essential skills  
1746 include formulation of qualification processes, as well as knowledge of particular measurement  
1747 techniques, like noise measurements. The outcome of this research will be valuable for all detector  
1748 systems being considered by the 2021 ECFA Detector R&D Roadmap. By its nature, WP7.4b  
1749 is intertwined with several other WPs. For example, the ASICs developed in WP7.3a need to  
1750 be radiation tolerant, but could also serve as valuable test vehicles to evaluate radiation effects.  
1751 Another example is the radiation tolerant RISC-V processor and SoC platform targeted in WP7.2b,  
1752 which could benefit from a comprehensive evaluation of the radiation response of advanced CMOS  
1753 nodes.

1754 **Contributors and areas of competence**

- 1755 • **University of Bergamo / INFN Pavia / University Pavia:** The research group has  
1756 a wide experience in the design of readout electronics for semiconductor detectors. The  
1757 research interests are focused on low-noise, rad-hard analog front-ends as well as on mixed-  
1758 signal multichannel readout systems. The research activities are also focused on the study  
1759 of noise and radiation effects in electronic devices. Radiation hardness studies have been  
1760 pursued in different nanoscale CMOS technologies.
- 1761 • **University of Padova:** The Department of Information Engineering at the University of  
1762 Padova has developed a significant expertise in the field of radiation effects on electronic  
1763 components in the last twenty years. The RREACT (Reliability and Radiation Effects on  
1764 Advanced Components and Technologies) group has been strongly involved in the charac-  
1765 terization of the effects of the space, terrestrial and high-energy physics environments in  
1766 electronic components. The devices studied in the framework of several Italian and Euro-  
1767 pean projects in collaboration with industrial and academic partners range from FinFETs  
1768 and small circuits to full-size commercial non-volatile memories and complex microprocessors  
1769 and FPGAs.
- 1770 • **CERN EP-ESE-ME section:** has designed several test-chips for radiation effects and  
1771 possesses a unique knowledge and expertise on TID, ultra-high-TID, and Single-Event effects  
1772 in modern CMOS technologies (e.g., 250nm, 130nm, 65nm, 40nm 28nm, 22FDSOI). Access  
1773 to two X-ray machines is also available.
- 1774 • **CPPM, the Marseille Particle Physics Center** has been involved for several years in  
1775 the development and construction of the ATLAS detector, a general-purpose particle physics  
1776 experiment installed at the LHC. The CPPM ATLAS group is collaborating on the design,  
1777 testing, and construction of the inner detector, the closest detector to the collision point.  
1778 Since 2014, CPPM has been involved in the RD53 front-end chip design. In the framework of  
1779 this collaboration, our group has been one of the main contributors to the testing and analysis  
1780 of TID and SEE effects on the readout chip. The group has thus been able to consolidate its  
1781 expertise in the effects of radiation on complex electronic devices and circuits.
- 1782 • **Graz University of Technology:** The Institute of Electronics at TU Graz conducts re-  
1783 search on robust ICs and systems, with focus on radiation tolerance, electromagnetic compat-  
1784 ibility, aging and combined effects, where TID studies became a topic of research since 2015.  
1785 Since then group has been involved in characterization of integrated devices and circuits  
1786 under TID stress for medical, space and high energy physics applications, gaining know-how  
1787 in dose rate calibration and experiment design.
- 1788 • **Project 7.4b contact person:** Giulio Borghello.

1789 **Available resources, existing funding and frameworks**

- 1790 • The groups at University of Bergamo and Padova are involved in a 2-year project, started in  
1791 October 2023 and funded by the Italian Ministry of University and Research for ~190 kEuro,

1792 focused on the design and radiation hardness qualification of analog front-end channels for  
 1793 pixel sensors in a 28 nm CMOS technology. Working stations with CAD tools for design and  
 1794 verification are available for the group, together with instrumentation for noise and static  
 1795 characterisation of devices.

- 1796 • The “Technology survey and evaluation” work package of the CERN EP-ESE-ME section  
 1797 will span from 2024 to 2028, providing a total of 120 kCHF and 1.5 FTE/year. The ME  
 1798 section has also access to two x-ray machines and a probe-station setup suitable for long-term  
 1799 high-temperature annealing. Around 1.3 FTE/year are available for this activity.
- 1800 • The group at TU Graz is leading a 4-years’ research programme with funding covering 2 FTE  
 1801 granted by the Austrian Science Fund (FWF), of which 1 FTE, available until February 2025  
 1802 is focusing on the activities dedicated to this project (DRD7.4b). Next to instruments for  
 1803 device and IC characterization, the Institute of Electronics has an X-ray irradiator for TID  
 1804 stress of ICs and workstations with CAD tools enabling in-house IC design and verification.
- 1805 • As part of our institute’s national scientific and technical outlook, CPPM is leading an R&T  
 1806 (Research and Technology) project focusing on the development of prototype circuits using  
 1807 the highly advanced technological processes required for the design of future generations of  
 1808 pixel-readout integrated circuits. This project is interested in the development of prototype  
 1809 detectors based on small hybrid pixels as well as monolithic DepMAPS sensors aimed primar-  
 1810 ily at very high hit rates and very high radiation levels. The project started in 2023 and is  
 1811 also interested in the tests and characterization aspect of advanced technologies with respect  
 1812 to radiation effects. As part of the overall R&T project, around 0.3 FTE/year is available,  
 1813 and a budget of 20 k€/year has been allocated to carry out this radiation work.

Table 22: Available resources and areas of contribution numbered as in Section B.4.2.

Institute	Framework	Areas of Contribution
Bergamo University / INFN Pavia / Pavia University	–	2, 3, 4, 5
Padova University	–	2, 3, 4, 5
CERN	EP R&D	2, 3, (4, 5)?
Aix Marseille Univ, CNRS/IN2P3, CPPM	–	2, 3
Graz University of Technology	–	1, 2, 3
Total available per year	FTE/yr	Annual Funding [EUR]
2024	4.1	124k
2025	3.4	169k
2026	2.0	20k
>> 2026	1.5	50k
<b>Total available 2024-26</b>	<b>9.5</b>	<b>313k</b>

#### 1814 Estimate of to be requested resources

- 1815 • The groups at University of Bergamo, Pavia, and Padova plan to extend the study, to be  
 1816 carried out on the 28 nm technology, to more advanced CMOS nodes in the near future (from  
 1817 ~M25 of the DRD7 project). In particular, they plan to investigate the design of front-end  
 1818 readout circuits based on FinFET technologies, exploiting the 16 nm (or beyond) process  
 1819 currently available through Europractice. Around 1 FTE/year is requested for this activity,  
 1820 together with a contribution close to 100 kEuro/year.
- 1821 • The Institute of Electronics at TU Graz plans to extend the ongoing studies to further  
 1822 fundamental investigations of TID stress on advanced CMOS nodes, with the focus on TID

1823 dose rate and temperature dependence. The resources requested for DRD7.4b will amount  
 1824 200kEUR, covering 1 FTE as well as material budget of 15kEUR/year. Envisaged time  
 1825 frame: 4 years (DRD project M12 to M56).

- 1826 • CPPM: This kind of radiation test requires a huge amount of preparation in terms of the test  
 1827 set-up, as well as financial resources for missions and access to certain facilities. On the basis  
 1828 of our ambitious project which should lead to the development of a high-radiation hard pixel  
 1829 readout chip prototype, it would be advisable to operate with 1 FTE/year and a budget of  
 1830 50 k€/year.

Table 23: Resources to be requested. One should consider that requests will be answered in the year following submission.

<b>Institute</b>	<b>Framework</b>	<b>Request submission year</b>
Bergamo University / INFN Pavia / Pavia University	–	2023
Padova University	–	2023
CERN	EP R&D	2023
Aix Marseille Univ, CNRS/IN2P3, CPPM	–	2023
Graz University of Technology	–	2023
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
2024	2.0	45k
2025	2.0	65k
2026	3.3	205k
≥ 2026	3.3	205k
<b>Total to be requested 2024-26</b>	<b>7.3</b>	<b>315k</b>



1831 **B.4.3 Project 7.4c: Cooling and cooling plates**

1832 *This project focuses on the development of the next generation of cooling plates for front-end*  
 1833 *electronics and sensors based on different materials/techniques. The main goal is to explore man-*  
 1834 *ufacturing techniques while improving electronics integration with a cost-effective solution. This*  
 1835 *project groups different topics covered by different collaborations which will be presented in the*  
 1836 *coming sections.*

1837 *Note that depending on the evolution of the forming DRD8 Collaboration, some cooling-related*  
 1838 *projects may be best integrated in DRD8. This will be fine tuned in due-time to best match the*  
 1839 *needs of the projects.*

<b>Project Name</b>	Cooling and cooling plates (WG7.4c)
<b>Project Description</b>	Development of the general purpose next generation of microchannels cooling structures to deliver excellent cooling performance, minimal material budget, and better electronics integration. Duration about 2+ years.
<b>Innovative/strategic vision</b>	Better integration of electronics features to the cooling plates especially in dense electronics applications. Better scalability considering alternative manufacturing techniques (more cost-effective). Thermal performance numerical simulation tools for new applications.
<b>Performance Target</b>	Different topics will explore different combinations of the following parameters: power dissipation (up to $2\text{W}/\text{cm}^2$ ), material budget ( $\leq 0.5\%X_0$ ), integration and/or cost. Different experiments will be able to profit from the portfolio created and optimize those solutions for their final application. The progress will be tracked via public reports in the form of presentations, public notes and/or papers.
<b>Milestones and Deliverables</b>	<b>D7.4c.3</b> (M15) Deliver a feasibility public note or paper (topic 3) <b>M7.4c.6</b> (M24) 3D printing public note or paper (topic 4) <b>D7.4c.5</b> (M27) Deliver a report summarising fluidic and thermal tests of demonstrators public note or paper (topic 1) <b>M7.4c.7</b> (M36) Bi-phase CO <sub>2</sub> Thermo-fluidic models developed for microchannel, nuclear and annular flows, and thermal heat exchanger characterization and interconnection (topic 2).
<b>Multi-disciplinary, cross-WG content</b>	Communication with DRD8 (Mechanics) and DRD3 (Semiconductor detectors) via liaisons and workshops (e. g.: Forum on tracking mechanics) and 7.6b project (common access 3D and advanced integration) within the DRD7.
<b>Contributors</b>	CA: Sherbrooke CERN DE: DESY ES: IMB-CNM, IFIC-Valencia UK: Manchester FR: CPPM, LAPP, LEGI, LPNHE, LPSC
<b>Available resources</b>	7.7 FTE/yr (First year), 102k/yr (First year)
<b>Add'l resource need</b>	7.0/yr (Largest, on 2026), 275k/yr (Largest, on 2026)

1840 **Project Description**

1841 Micro-channel cooling plates are extremely efficient in removing the heat from the front-end elec-  
 1842 tronics and/or sensors since the coolant is very close to the heat source. This project aims to  
 1843 improve its integration and cost, and also explore alternative base materials while minimizing its  
 1844 material budget, increasing its ability to dissipate more power and integrating more electronics fea-

1845 tures. The optimization of those aspects is extremely application-dependent. The topics covered  
1846 by different collaborations are presented below:

- 1847 • *Silicon microchannels via buried channels (T1)* → this topic has two work lines: On one hand,  
1848 the development of “active interposers” which hold the mechanical support and the embedded  
1849 micro-channels to provide the local, high-efficient cooling, together with a re-distribution  
1850 metal layer (RDL) that can provide the interconnection of the assembly of detector plus  
1851 front-end electronics with the back-end electronics and the rest of the system. On the other  
1852 hand, the work to obtain a microchannel technology fully compatible with the (CMOS)  
1853 sensors in the same substrate.
- 1854 • *Silicon microchannels via thermo-compression (T2)* this topic covers several developments  
1855 carried by a collaboration of French laboratories: 1) the setting up of a dedicated cooling  
1856 test bench; 2) the fabrication of cooling plates with micro-channels of various geometri-  
1857 cal and surface form factors; 3) the development of numerical 3D models - based on ded-  
1858 icated measurements - and their implementation in numerical simulation tools to optimize  
1859 the micro-channel heat exchanger design; 4) the development a low-cost silicon cooling-plates  
1860 fabrication process, mainly based on an innovative bonding technique: “the hyperbaric bond-  
1861 ing”, which uses thin layer of gold - similarly to the thermo-compression - and is performed  
1862 at room temperature inside an hyperbaric chamber; 5) the developments of cooling-plates  
1863 interconnects to allow the fabrication of heat exchangers covering large areas.
- 1864 • *Ceramics substrate (T3)* → This topic covers the investigation of ceramics cooling plates  
1865 with embedded microchannels and additional electronic features. Low-temperature cofiring  
1866 ceramic (LTCC) and high-temperature cofiring ceramic (HTCC) combine different ceramic  
1867 layers to enclose the channels and it offers the possibility to integrate high conductivity  
1868 materials in between those layers as well. Lines inside the cooling plate can be accessed via  
1869 vias. The benchmark model for the characterization of those structures will be the LHCb  
1870 VELO Upgrade 2 which has very challenging requirements (high power density, high pressure,  
1871 and in vacuum operation).
- 1872 • *3D printing (T4)* → The ability to print cooling/mechanical structures brings a higher level  
1873 of design flexibility, fast turn-around processing time, and cost-effectiveness, especially in  
1874 electronics-dense areas with limited space. In this scenario, titanium 3D printing via selective  
1875 laser sintering will be explored in this topic. The surface finishing and potential of the  
1876 material budget will be improved by exploring in addition post-processing techniques. This  
1877 topic will also follow the requirements for the LHCb VELO Upgrade 2 (CO<sub>2</sub>) as a benchmark  
1878 but a similar approach can also be used for different applications.

1879 During the DRD7 implementation, only projects involving microchannels-based designs have  
1880 been proposed by different research groups. Therefore, different topics covering this strategy were  
1881 collected in this single project. New ideas will continue to be welcome and either incorporated  
1882 into this project or a new one depending on its technology. New calls for ideas will be made in the  
1883 DRD7 workshops.

## 1884 **Performance Target**

1885 The overall goal of this project is to design, manufacture, and validate the next generation of  
1886 microchannels cooling plates based on different materials (Si, ceramics or metal). For the ceramics  
1887 approach, the main deliverable is the feasibility study of this technique. On the other hand, for the  
1888 other topics, the main target is a demonstrator by the end of the project followed by a report (public  
1889 note or paper). The different techniques will be optimized with different combinations of targets  
1890 based on the power dissipation (up to 2W/cm<sup>2</sup>, LHCb VELO Upgrade 2 as a benchmark), material  
1891 budget ( $\lesssim 0.5\%X_0$ ), better electronics integration and/or cost. The balance of those parameters  
1892 is extremely dependent on the application. In this sense, some applications are foreseen to have  
1893 more demanding requirements in the material budget (down to  $\lesssim 0.2\%X_0$ ), together with less  
1894 demanding requirements in power dissipation ( $\sim 10\text{-}100\text{ mW/cm}^2$ ). Therefore, this general R&D  
1895 proposal will create a portfolio of potential solutions that can be optimized to the final specific  
1896 application requirements.

## Milestones and Deliverables

Topic		Month	Description
T1	D7.4c.1	6	Demonstrate the 3D integration of cooling interposers with RDL
T4	D7.4c.2	9	3D printing prototypes with post-processing manufacturing
T3	M7.4c.1	10	Ceramics validation (Leak tightness, High pressure and flow tests)
T2	M7.4c.2	12	Bi-phase CO <sub>2</sub> Thermo-fluidic models development for microchannels/ Slug flow with heat mass transfer
T3	M7.4c.3	12	Ceramics cooling tests (Demonstrator)
T1	D7.4c.4	15	Demonstrate the integration of microchannels in a CMOS process
T3	<b>D7.4c.3</b>	15	Ceramics feasibility tests public note or paper
T2	M7.4c.4	18	Prototypes bonded with thermo-compression or hyperbaric process characterization
T4	M7.4c.5	18	3D printing prototypes testing and validation (high pressure, flow, cooling, x-ray tomography)
T4	<b>M7.4c.6</b>	24	3D printing public note or paper
T1	<b>D7.4c.5</b>	27	Fluidic and thermal tests of demonstrators public note or paper
T2	<b>M7.4c.7</b>	36	Bi-phase CO <sub>2</sub> Thermo-fluidic models development for microchannels/ nuclear and annular flows. Heat exchangers characterization and interconnections

Note: Deliverables and milestones shown in the summary tables are listed in **bold**

## Multi-disciplinary, transversal content

Designing, manufacturing, and validating the next generation of cooling plates are critical to dense front-ends, at the interface between electronics, sensors, mechanics, and integration. There is a clear overlap with DRD8 and DRD3 which will be covered by communications via the respective *liasons* and workshops (e.g.: Forum on tracking mechanics). The synergy with the 7.6b project (common access 3D and advanced integration) will be done within the DRD7.

## Contributors and areas of competence

- **University of Manchester:** Experience in the assembly, testing, and quality control of silicon detectors in general and micro-channel cooling plates with CO<sub>2</sub> evaporative cooling. Recently, played a major role in the LHCb VELO Upgrade 1 module assembly.
- **IMB-CNM:** Technology development, 3D integration, electronic testing.
- **IFIC:** Full system integration, cooling interconnection, mechanics, services.
- **DESY:** Fluidic and thermal tests, system development.
- **CPPM:** Experience in the assembly, testing, and validation of silicon detectors in general (ATLAS) and in the development of micro-channel cooling plates (NA62 GigaTracKer). Recently, the development of bonding processes at room temperature in collaboration with the micro-fabrication CNRS laboratory FEMTO-ST.

- 1917 • **LAPP**: Experience in CO2 microchannels heat exchanger studies, thermal and mechanical  
1918 simulations, characterization and measurement on bi-phase CO2 cooling test bench.
- 1919 • **LEGI**: Experience in numerical modeling to simulate the flow of bi-phase coolant inside  
1920 micro-channels. Microchannel heat exchanger production (etching, anodic silicon/Pyrex  
1921 bonding and connectors brazing)
- 1922 • **LPNHE**: Experience in assembly, construction and characterization of silicon pixel modules,  
1923 design of micro-channel cooling plates and interconnections.
- 1924 • **LPSC**: Experience in CO2 microchannels heat exchanger studies, thermal and mechanical  
1925 simulations, characterization and measurement on bi-phase CO2 cooling test bench.
- 1926 • **Project 7.4c contact person**: Oscar Augusto De Aguiar Francisco.

### 1927 Available resources, existing funding and frameworks

1928 Table 24 shows the manpower and funding currently assured in participating institutes from the  
1929 relevant funding framework for an initial three-year project duration. The values are given as  
1930 averaged annual amounts.

Table 24: Available resources and areas of contribution numbered as in Section B.4.3.

Institute	Framework	Areas of Contribution
University of Manchester	LHCb VELO Upgrade 2 (UK-STFC)	Microchannel cooling plates and Silicon detectors
IMB-CNM	AIDAInnova EU National Funding	Technology development, 3D integration, electronic testing
IFIC	AIDAInnova EU National Funding	Full system integration, cooling interconnection, mechanics, services
DESY	National Funding	Fluidic and thermal tests, system development
CPPM, LAPP, LEGI, LPNHE, LPSC	In2p3 R&T “Micro-canaux”	Microchannel cooling plates low cost fabrication process, thermo-fluidic simulation tools, optimisation of microchannel designs, 3D printing ceramic and low temperature (down to -45°C) characterisation.
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>Total available</b>	7.7 (2024)	102k (Maximum in 2024)

### 1931 Estimate of to be requested resources

1932 Table 25 shows the manpower and funding foreseen to be requested by participating institutes.  
1933 The table indicates the current framework (project name/funding agency) which provides (the  
1934 current) partial funds to cover the topics. To be able to achieve the milestones/deliverables more  
1935 funds will be required. Hence, the endorsement from the DRD7 will help to enable those initiatives  
1936 in the medium/long-term.

Table 25: Resources to be requested. One should consider that requests will be answered in the year following submission.

<b>Institute</b>	<b>Framework</b>	<b>Request submission year</b>
The University of Manchester	TBC	2024
IMB-CNM	TBC	2024
IFIC	TBC	2024
DESY	TBC	TBC
CPPM, LAPP, LEGI, LPNHE, LPSC	TBC	TBC
	<b>FTE/yr</b>	<b>Annual Funding [kEUR]</b>
<b>To be requested</b>	7.0 (Maximum, in 2026)	275.0 + TBC (Maximum, in 2026)

1937 **B.5 Work Package 7.5: Backend systems and commercial-off-the-shelf**  
 1938 **components**

1939 **B.5.1 Project 7.5a: DAQOverflow**

1940 *The DAQOverflow project aims to provide a benchmark of heterogeneous COTS architectures*  
 1941 *alongside a open-access, repository-hosted infrastructure and set of commonly used tools and algo-*  
 1942 *rithms that will keep pace with evolving COTS technologies (GPU, CPU and FPGA coprocessor*  
 1943 *farms) for the purpose of cost- and performance considered near-detector, near-real-time backend*  
 1944 *processing for HEP experiments.*

<b>Project Name</b>	DAQOverflow (WG7.5a)
<b>Project Description</b>	Benchmarking of heterogeneous COTS architectures and development of TDAQ tools and algorithms distributed via a common repository that are up-to-date with evolving COTS technologies for cost- and performance-considered near-detector/real-time backend processing.
<b>Innovative/strategic vision</b>	Identify experiment-agnostic common TDAQ activities, define generic benchmarks to allow easy comparison of cost/energy efficiency for various compute architectures for the purposes of backend/trigger processing. Make generic algorithms / tools available for various architectures as a repository of 'best practice'.
<b>Performance Target</b>	Cost- and performance-evaluated figures of merit (cost/energy per unit of work), mutli-disciplinary deliverables (kept up-to-date for newer generations of hardware) and distributed reference implementations and examples through a documented common repository of firmware and software. The target after three years is a community-driven, growing project of development with appropriate funding mechanism from the work package and interested users to re-benchmark for new hardwares/technologies when needed.
<b>Milestones and Deliverables</b>	<p><b>D7.5a.1</b> (M9) Delivery of first reference implementations of workflows on simpler platforms</p> <p><b>D7.5a.2</b> (M12) Delivery of a repository and documentation with format agreed upon, reference implementations hosted</p> <p><b>D7.5a.3</b> (M24) Delivery of reference implementations of workflows for a full suite of ASIC/CPU/GPU delivered</p> <p><b>D7.5a.4</b> (M30) Delivery of the benchmarking for full suite, documented and published</p> <p><b>D7.5a.5</b> (M33) Delivery of any followup benchmarks using improved algorithms on existing hardware and first benchmarks on next-gen hardware</p> <p><b>D7.5a.6</b> (M36) Delivery of any comparative performance studies between previous and current generation hardware published.</p>
<b>Multi-disciplinary, cross-WG content</b>	Commodity TDAQ hardware is cross-experiment in nature. The outcomes will be transverse to much of the DRD program for specific DAQ considerations.
<b>Contributors</b>	Instituto de Física Corpuscular (IFIC ) Valencia, University College London, University of Birmingham, University of Bristol, Rutherford Appleton Laboratory, University of Geneva, Universidad de Oviedo, University of Manchester
<b>Available resources</b>	~ 6.5 FTE/yr, ~ 30kEUR/yr
<b>Add'l resource need</b>	~ 2.5 FTE/yr, ~ 125kEUR/yr

1945 **Project Description**

1946 Backend processing for HEP experiments has traditionally been the realm of limited localised  
 1947 workflows on FPGAs or dedicated ASICs. In recent years the power and complexity of ASIC  
 1948 devices has increased substantially, and at the same time typically offline workloads have moved  
 1949 closer to the detector using online, near-real-time COTS compute resources (GPU, CPU and FPGA  
 1950 coprocessor farms). The DAQOverflow project aims to keep pace with these COTS technologies  
 1951 as they evolve by benchmarking common TDAQ workflows on a variety of architectures, providing  
 1952 a resource which allows future experiments to pick and choose based on cost- and performance  
 1953 considerations using reference implementations of these workflows.

1954 **Performance Target**

1955 The project aims to determine a open-access, repository-hosted infrastructure and set of com-  
 1956 monly used and generally applicable TDAQ workflows for near-detector, near-real-time backend  
 1957 processing for HEP experiments. It will provide reference implementations for these on a variety  
 1958 of existing architectures (GPU, CPU and FPGA coprocessor farms) that are evaluated for both  
 1959 cost and performance , and will benchmark these using defined metrics. The deliverables will be  
 1960 architecture optimised, benchmark implementations that will continue to grow over time. The  
 1961 targeted outcomes should be multi-disciplinary in their inception and realisation, with dedicated  
 1962 and committed resources across the WG keeping the deliverables updated in the repository as  
 1963 newer generations of hardware become available. The resulting products will be freely available  
 1964 to the wider community through a webpage, and can be updated by submitting new implemen-  
 1965 tations subject to project-internal review. The goal after three years is to have transitioned into  
 1966 the developed infrastructure being widely shared via the common repository and therefore largely  
 1967 community-driven. An appropriate funding mechanism from the work package and interested users  
 1968 will need to be established to re-benchmark with new hardwares and technologies when needed.

1969 **Milestones and Deliverables**

Separated into years:

<b>Deliverable*</b>	<b>Target Date</b>	<b>Description</b>
M7.5a.1	(M3)	Determine a set of specific workflows to test
M7.5a.2	(M3)	Agree on initial hardware platforms and arrange access
M7.5a.3	(M6)	Benchmark criteria, figures of merit agreed on a per-architecture basis
<b>D7.5a.1</b>	(M9)	Delivery of first reference implementations of workflows on simpler platforms (CPU/HLS)
<b>D7.5a.2</b>	(M12)	Delivery of a repository and documentation format agreed upon, reference implementations hosted
<b>D7.5a.3</b>	(M24)	Delivery of reference implementations of workflows for a full suite of ASIC/CPU/GPU delivered
<b>D7.5a.4</b>	(M30)	Delivery of the benchmarking for a full suite documented and published
<b>D7.5a.5</b>	(M33)	Delivery of and followup benchmarks using improved algorithms on existing hardware and first benchmarks on next-gen hardware
<b>D7.5a.6</b>	(M36)	Delivery of any comparative performance studies between previous and current generation hardware published

1970  
 1971

\*Note: Deliverables or milestones shown in the summary tables are listed in **bold**

## 1972 **Multi-disciplinary, transversal content**

1973 The purpose of DAQOverflow is to benchmark common TDAQ workflows on COTS hardware. As  
1974 commodity hardware is cross-experiment in nature, there is a natural transversal component to  
1975 the work: Initial workflows will be determined based on what tasks common to existing projects,  
1976 and with a view towards what tasks may be commonplace in future TDAQ environments. Close  
1977 coupling with R&D activities in the other DRD themes is natural since testbed / beamline ac-  
1978 tivities will need TDAQ infrastructure. Off-the-shelf software and firmware options benchmarked  
1979 by cost/performance will be beneficial for these themes as it will reduce development time on  
1980 'infrastructure' in favor of their specific goals. In general, the other DRD themes will have direct  
1981 access to the common repository code which they can use to inform the DAQ software relevant  
1982 to their project, and that they can contribute back to with specific implementations customised  
1983 to their use cases. A DRD7.5a point-of-contact or contributor would be able to recommend the  
1984 fastest and most optimum solution in the repository for them to access and begin a new imple-  
1985 mentation that could be developed on e.g. a new branch of the repository and potentially merged  
1986 if fully developed and of more general HEP use. In this way, the project is intended to become  
1987 somewhat self-perpetuating, with users contributing directly to the managed project during, and  
1988 beyond the initial three year period. This is particularly important as future generations of COTS  
1989 architectures become available. The repository will maintain a history of the performance and  
1990 design evolution of common DAQ workflows over future generations of hardware.

## 1991 **Contributors and areas of competence**

1992 • **IFIC Valencia:** Real time GPU tracking algorithms for LHCb. Fast NN implementation  
1993 on GPUs. Real time signal reconstruction in DSPs and FPGAs. ML algorithms for peak  
1994 detection and energy reconstruction on FPGAs for ATLAS.

1995 • **University of Oviedo:** Real time tracking algorithms for muon reconstruction for the CMS  
1996 software (HLT) and hardware (L1) trigger on FPGAs.

1997 • **CIEMAT:** Muon Trigger at CMS (BM1L1), real time algorithms on FPGAs and Data  
1998 acquisition in CMS.

1999 • **Rutherford Appleton Laboratory:** ATLAS L1 Trigger (eFex & Global). Xilinx + GPU  
2000 development, benchmarking and tools.

2001 • **University of Manchester:** Real-time trigger leadership (LHCb), Muon g-2, Mu2e and  
2002 MuEDM, FPGA development for O(ns) real-time processing, ATLAS, DUNE, event filtering  
2003 & tracking. Benchmarking of clustering on FPGA, CPU + GPU.

2004 • **University of Bristol:** CMS L1 trigger development, DUNE DAQ, Trigger algorithm de-  
2005 velopment (Firmware, Software + GPU). Low latency Machine Learning in firmware.

2006 • **University of Geneva:** Real-time hadronic jet finding (also using ML) for ATLAS (HL-  
2007 LHC) triggers on heterogeneous (FPGA coprocessor) event filter farms and low-latency al-  
2008 gorithms for ATLAS and FASER

2009 • **University of Birmingham:** Atlas L1 trigger (eFex and Global). DUNE DAQ CCM group.

2010 • **University College London:** Data Acquisition in ATLAS (SCT, ITk & global), g-2,  
2011 mu2/3e, PUEO and DUNE experiments. Tracking, Trigger and Machine Learning algo-  
2012 rithms using GPU, FPGA.

2013 • **Queen Mary University of London:** ATLAS, DUNE, Belle II, generic Detector Devel-  
2014 opment, Online software (control, databases, monitoring, hardware testing, GUIs), trigger  
2015 simulation, trigger performance, Raspberry Pi-based systems, GPU, machine learning on  
2016 FPGA.

2017 Project Contact: Alex Keshavarzi (alexander.keshavarzi@manchester.ac.uk), University of Manch-  
2018 ester.



Table 26: Available resources.

<b>Institute</b>	<b>Framework</b>		
Instituto de Física Corpuscular (IFIC ) Valencia	COMCHA		
Universidad de Oviedo	COMCHA		
CIEMAT	COMCHA		
Rutherford Appleton Laboratory	UK R&D		
University of Manchester	UK R&D / Royal Society		
University of Bristol	UK R&D		
University of Birmingham	UK R&D		
University College London	UK R&D		
Queen Mary University of London	UK R&D		
University of Geneva	SNF		
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>	
<b>Total available</b>	6.5	33k	

<sup>2019</sup> **Estimate of to be requested resources**

<sup>2020</sup> Table 27 shows the person-power and funding foreseen to be requested by participating institutes  
<sup>2021</sup> from the relevant funding framework. Not all aspirations are available at this time.

Table 27: Resources to be requested. One should consider that requests will be answered in the year following submission.

<b>Institute</b>	<b>Framework</b>	<b>Request submission year</b>		
Instituto de Física Corpuscular (IFIC ) Valencia	COMCHA	2024		
Universidad de Oviedo	COMCHA	2024		
Rutherford Appleton Laboratory	UK R&D	2024		
University of Manchester	UK R&D	2024		
University of Bristol	UK R&D	2024		
University of Birmingham	UK R&D	2024		
University College London	UK R&D	2024		
Queen Mary University of London	UK R&D	2024		
University of Geneva	SNF	2024		
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>		
<b>Total to be requested</b>	2.5	123k		

2022 **B.5.2 Project 7.5b: From Front-End to Back-End with 100GbE**

2023 *The perspective of future HEP experiments with lower radiation levels than typically seen at*  
 2024 *LHC opens the door to increasing the complexity of Front-End electronics, implementing for ex-*  
 2025 *ample RISC-V based processors and SoC in the Front-End. In this context, high throughput*  
 2026 *100GbE-based data readout link can reasonably be envisaged. This is a new paradigm which will*  
 2027 *be investigated in this DRD7.5 Project. It will be tightly linked to other Working Groups like*  
 2028 *DRD7.2/RISC-V or DRD7.1/links activities.*

<b>Project Name</b>	From Front-End to Back-End with 100GbE (WG7.5b)
<b>Project Description</b>	Develop full 100Gb Ethernet-based solutions for Data Readout links from Front-End to DAQ.
<b>Innovative/strategic vision</b>	Lower radiation levels and higher data throughput in future detectors open the door to envisage and investigate 100GbE-based data readout links.
<b>Performance Target</b>	Design and performance comparison between network demonstrators of 100GbE networks based on specific protocol designs, configurations of COTS and potentially customized switches.
<b>Milestones and Deliverables</b>	<p><b>M7.5b.1</b> (M12) Delivery of a report on generic implementation of standard 100GbE on current custom Back-End boards</p> <p><b>D7.5b.1</b> (M12) Delivery of a demonstrator of a FEC-based asymmetric 100GbE link with lpGBT</p> <p><b>M7.5b.2</b> (M18) Specifications for a Macrocell for potential future 100GbE Front-End ASICs</p> <p><b>D7.5b.2</b> (M18) Delivery of smart switch specifications (document) and prototype, including a paper submission and a gitlab repository - Theme 2</p> <p><b>D7.5b.3</b> (M24) Delivery of demonstrators of a full 100GbE system</p> <p><b>D7.5b.4</b> (M24) Delivery of first prototype test ASIC including protocol IPs and test report.</p> <p><b>M7.5b.3</b> (M36) Full report with conclusion on feasibility of 100GbE-based readout links for Front-End of future detectors</p> <p><b>D7.5b.5</b> (M36) Second prototype test ASIC including Protocol IPs and test report - Theme 4</p> <p><b>M7.5b.6</b> (M60) If relevant: demonstrator of a 100GbE network combining existing and future Front-End ASICs.</p>
<b>Multi-disciplinary, cross-WG content</b>	Universal across HEP for detectors requiring high/concentrated data readout bandwidth. Tightly linked to other WG like DRD7.2/RISC-V or DRD7.1/links activities
<b>Contributors</b>	<p>CERN</p> <p>FR: CPPM CNRS/IN2P3</p> <p>NL: Nikhef</p> <p>UK: Bristol University<sup>1</sup>, Imperial College, Rutherford Lab</p> <p>US: Brookhaven National Lab<sup>1</sup></p>
<b>Available resources</b>	<p>9.7 FTE over 3 years</p> <p>70k over 3 years</p>
<b>Add'l resource need</b>	<p>14 FTE over 3 years</p> <p>185k over 3 years</p>

<sup>1</sup> The participation of this institute in the project depends on the success of the request for funds made at the end of 2023.

## 2029 Project Description

2030 Streaming data directly from HEP detector Front-End to the DAQ processing farm over Ethernet  
2031 is very attractive for readout systems of future detectors. Several approaches could be envisaged  
2032 to reach such a goal: using COTS switches to handle data-streams from the Front-End to Network  
2033 Interface Cards (NICs) or even DAQ processors (the “No backend” approach), or to design a  
2034 COTS-based high-density switch bridging the detector environment to the COTS/DAQ world (the  
2035 “Smart Switch” approach). These approaches are complemented with Back-End board adaptation  
2036 to explore DAQ topologies with 100GbE (based on the PCIe400 & FELIX for DAQ, concentration  
2037 and processing) and with the study and design of the building blocks IPs necessary for 100Gb  
2038 Ethernet cores implementation in future FE ASICs.

2039 These various topics are to be addressed by different collaborators according to their respective  
2040 expertise.

2041 To address this objective, two main (and complementary) approaches will be investigated in  
2042 parallel:

2043 • **the “No backend” approach - *Theme 1***: using 100GbE COTS switches to handle data-  
2044 streams from the Front-End to Network Interface Cards (NICs) or even DAQ processors  
2045 (CERN LBC and ESE groups).

2046 • **the “Smart Switch” approach - *Theme 2***: design of a COTS-based high-density switch  
2047 bridging the detector environment to the COTS/DAQ world (Imperial College).

2048 Their Back-End and Front-End counterparts will be organised as follows:

2049 • **Back-End boards adaptation - *Theme 3***: to explore DAQ topologies (based on custom  
2050 boards for DAQ, concentration and processing) (CPPM CNRS/IN2P3, Nikhef, Brookhaven  
2051 National Lab (if resource requests are granted in 2024)).

2052 • **Front-End ASICs - *Theme 4***: study and design of the building blocks IPs necessary  
2053 for 100Gb Ethernet cores implementation in future FE ASICs. (Rutherford Lab (if resource  
2054 requests are granted in 2024)).

## 2055 Performance Target

2056 The objective of this project is to study the feasibility and to build network demonstrators of a  
2057 100GbE readout network mostly based on COTs (at least for the off-detector part) but tailored to  
2058 fit the expected needs of future experiments. This system shall therefore combine the best of both  
2059 worlds. In the one hand, it must allow:

- 2060 • asymmetric bandwidth,
- 2061 • potentially machine-synchronous line rate (to be clarified over phase I of the project)
- 2062 • no or reduced auto-negotiation protocol
- 2063 • strong or custom Forward Error Correction schemes to target a link error rate below  $10^{-12}$

2064 In the other hand it should provide:

- 2065 • large data throughput,
- 2066 • commercial components for the switches and the Network Interface Cards (NICs)
- 2067 • full reconfigurability and scalability

2068 Each of the points listed above is a challenge in itself and must be studied and tackled. Some trade-  
2069 offs may be proposed (like custom backend boards or smart switches for example) to overcome  
2070 difficulties. Several proofs of concept shall be built (one targeting the “No Backend” approach and  
2071 another one based on the “Smart Switch” approach) and compared to demonstrate the feasibility  
2072 of 100GbE for frontend, and to highlight the main strengths and weaknesses of each architecture

2073 choice.

2074 At the end of the first phase of the project, the comparison will have been made and feasibility  
2075 established. If feasibility is proven, the protocol will have been defined and the first IPs drawn up  
2076 for a future ASIC capable of formatting data according to this protocol.

2077 Phase II of the project, if validated, will focus on prototyping ASICs, consolidating the Data  
2078 Acquisition (DAQ) part of the network, and establishing the demonstrator of a complete network  
2079 also incorporating the protocol ASIC, coupled with the transceiver proposed by Working Group  
2080 DRD7.1.

## 2081 Milestones and Deliverables

- 2082 • **M7.5b.1** (M12) Report on generic implementation of standard 100GbE on current custom  
2083 Back-End boards - Theme 3
- 2084 • **D7.5b.1** (M12) Delivery of demonstrator of a FEC-based asymmetric 100GbE link with  
2085 lpGBT as Front-End End-nodes and 4x10Gbps to 1x100GbE protocol conversion, available  
2086 for experimentation in the CERN ESE timing lab (including a paper submission and a gitlab  
2087 repository - Theme 1.
- 2088 • **M7.5b.2** (M18) Specifications for a Macrocell for potential future 100GbE Front-End ASICs  
2089 (Technical document ) - Themes 1 and 4
- 2090 • **D7.5b.2** (M18) Delivery of smart switch specifications (document) and prototype, including  
2091 a paper submission and a gitlab repository - Theme 2
- 2092 • **D7.5b.3** (M24) Delivery of demonstrators of a full 100GbE system with current and emu-  
2093 lated Front-End ASICs, COTS and smart switches, commercial NICs and custom Back-End  
2094 boards, and custom Software (including a paper submission and a gitlab repository ) - Themes  
2095 1, 2, 3
- 2096 • **D7.5b.4** (M24) First prototype test ASIC including protocol IPs and test report - Theme 4
- 2097 • **D7.5b.5** (M36) Delivery of second prototype test ASIC including Protocol IPs and test  
2098 report - Theme 4
- 2099 • **M7.5b.3** (M36) Full report with conclusion on feasibility of 100GbE-based readout links for  
2100 Front-End of future detectors (PhD Thesis Report) - Themes 1, 2, 3, 4
- 2101 • **D7.5b.6** (M60) If relevant and on the second stage of the project >2026: demonstrator of a  
2102 100GbE network combining existing and future Front-End ASICs - Themes 1, 2, 3, 4

## 2103 Multi-disciplinary, transversal content

2104 This project is universal across HEP for detectors requiring high/concentrated data readout band-  
2105 width. It will be tightly linked to other DRD7 Working Groups like DRD7.2/RISC-V or DRD7.1/links  
2106 activities

## 2107 Contributors and areas of competence

- 2108 • **Bristol University**<sup>1</sup>: has worked on the DUNE readout using 100GbE and COTS NICs.
- 2109 • **Brookhaven National Lab**<sup>1</sup>: has designed the FELIX Back-End board used by ATLAS,  
2110 sPHENIX and ProtoDUNE-I. Is currently designing the upgraded version of FELIX based  
2111 on Versal Prime FPGA and Versal Premium FPGA. Expert in PCB design.
- 2112 • **CERN-ESE**: has designed several backend boards for ATLAS (CTP, LTI, MuCTPI), CMS  
2113 (FC7) as well as generic Back-End boards (GLIB). Is currently investigating and implement-  
2114 ing a first proof of concept of a 100GbE-based data readout link using open source COTS  
2115 switches and FPGA evaluation kits.

---

<sup>1</sup>The participation of this institute in the project depends on the success of the request for funds made at the end of 2023.

- 2116 • **CERN-LBC**: has designed LHCb’s DAQ network. Expert in networks in general.
- 2117 • **CPPM CNRS/IN2P3**: has designed the PCIe40 Backend board used by LHCb and AL-  
2118 ICE. Is currently designing the PCIe400 prototype. Expert in PCB and firmware design.
- 2119 • **Imperial College**: has designed MicroTCA cards, such as the MP7 and FC7, the latter in  
2120 conjunction with CERN. Contributed to the Serenity ATCA board for CMS. Expert in PCB  
2121 and Firmware design.
- 2122 • **Nikhef**: has designed the firmware of the FELIX board. Expert in firmware development.
- 2123 • **Rutherford Laboratory (Technology)**: The ASIC design group has designed several  
2124 ASICs for experiments at CERN and has recently developed IP for high-data-rate applica-  
2125 tions. The group has developed serialiser IP based on the Aurora 64/66 bit protocol with  
2126 speeds up to 14Gbps NRZ and 28Gbps PAM4 using the 65nm TSMC process. The group  
2127 plans to study and design the building blocks necessary for implementing Ethernet up to  
2128 100Gb on front end ASICs.

2129 The project will be managed on a rotational basis, with one year’s deputy project manager  
2130 becoming the project manager the following year. For 2024:

- 2131 • **Project Leader**: Sophie Baron
- 2132 • **Deputy**: Antonio Pellegrino (Nikhef)

### 2133 Available resources, existing funding and frameworks

2134 Table 28 shows the manpower and funding currently assured in participating institutes from the  
2135 relevant funding framework for an initial three-year project duration. The values are given as  
2136 averaged annual amounts.

Table 28: Available resources and areas of contribution numbered as in Section B.5.2.

Institute	Framework	Areas of Contribution
CPPM CNRS/IN2P3	FR IN2P3 Funding	Theme 3
Bristol University	UK R&D <sup>1</sup>	Theme 1
Brookhaven National Lab <sup>1</sup>	US DOE	Theme 3
CERN	CERN EP R&D	Theme 1
Imperial College	UK R&D	Theme 2
Nikhef	NL R&D	Theme 3
Rutherford Laboratory <sup>2</sup>	UK R&D	Theme 4
	FTE/yr	Annual Funding [EUR]
<b>Available 2024</b>	3.9	37.5k
<b>Available 2025</b>	3.4	32.5k
<b>Available 2026</b>	2.4	0k
<b>Available &gt;2026</b>	1	0k
<b>Total available (2024-2026)</b>	9.7	70k

<sup>1</sup> The participation of this institute in the Themes indicated depends on the success of the request for funds made at the end of 2023.

<sup>2</sup> Theme 4 is the responsibility of Rutherford Laboratory alone. In the event that the request for funds made by this institute is not fully granted, theme 4 will be maintained but at a slower pace.

2137 **Estimate of to be requested resources**

2138 Table 29 shows the manpower and funding foreseen to be requested by participating institutes  
 2139 from the relevant funding framework. Not all aspirations are available at this time.

Table 29: Resources to be requested. One should consider that requests will be answered in the year following submission.

<b>Institute</b>	<b>Framework</b>	<b>Request submission year</b>
CPPM CNRS/IN2P3	FR IN2P3 Funding	2024
Bristol University	UK R&D	2023
Brookhaven National Lab	US DOE	2023
CERN	CERN EP R&D	2026 <sup>3</sup>
Imperial College	UK R&D	2023
Nikhef	NL R&D	2024
Rutherford Laboratory	UK R&D	2023
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>To be requested 2024</b>	3.5	10k
<b>To be requested 2025</b>	5	95k
<b>To be requested 2026</b>	5.5	80k
<b>To be requested &gt;2026</b>	7.5	80k
<b>Total To be requested (2024-2026)</b>	14	185k

<sup>3</sup> Such a resource request will be issued only if the feasibility of 100GbE for Front End readout links is proven by the phase I of the project.

2140 **B.6 Work Package 7.6: Complex imaging ASICs and technologies**

2141 **B.6.1 Project 7.6a: Common Access to Selected Imaging Technologies**

2142 *This project aims to provide common access to advanced imaging technologies through the orga-*  
 2143 *nization of common fabrication runs. These are initially envisaged for the TowerJazz 180 nm,*  
 2144 *TPSCo 65 nm ISC, and the LFoundry 110 nm CMOS imaging technologies. These will be acces-*  
 2145 *sible for different clients in the community, among which the other DRDs like DRD3, experiments*  
 2146 *and projects in HEP. Assembly of the reticle for the different runs is foreseen, as well as design*  
 2147 *support for the PDK, development of special design rules, TCAD support for sensor optimization*  
 2148 *and interfacing to the foundry. IP development is also foreseen to accelerate and streamline the*  
 2149 *design effort. Continuation of this common access beyond the initial three years is expected. Syn-*  
 2150 *ergy with the 7.6b 3D development will be explored possibly with already existing chips or chiplets.*  
 2151 *Full 3D-stacked runs, offered in all three technologies, may possibly be pursued later.*

Table 30: Summary of project 7.6a.

<b>Project Name</b>	Common Access to Selected Imaging Technologies (WG7.6a)
<b>Project Description</b>	Provide common access and centralized support for selected CMOS imaging technologies, including specific IP development to accelerate the design effort. Duration 3 years, expected to be extended.
<b>Innova-tive/strategic vision</b>	Potential of monolithic technologies, confirmed by successful ALICE ITS2 tracker and the widespread community interest. Efficient and affordable technology access requires concentration of the resources in the community.
<b>Performance Target</b>	Organize common runs and efficient and cost-effective access to selected technologies.
<b>Milestones and Deliverables</b>	<b><i>TPSCo 65 nm ISC:</i></b>
	<b>M7.6a.1a</b> (M12) Completion of IP specifications
	<b>M7.6a.2a</b> (M18) First version of IP complete
	<b>D7.6a.1a</b> (M24) Delivery of a report summarising foundry submission Q4 2025
	<b>M7.6a.3a</b> (M36) Documentation of IP for common use
	<b><i>TJ 180 nm (submissions subject to demand):</i></b>
	<b>M7.6a.1b</b> (M12) Completion of IP specifications
	<b>M7.6a.2b</b> (M18) First version of IP complete
	<b>D7.6a.1b</b> (M24) Delivery of a report summarising foundry submission Q4 2025
	<b>M7.6a.3b</b> (M36) Documentation of IP for common use
<b>Multi-disciplinary, cross-WG content</b>	<b><i>LF110 nm:</i></b>
	<b>D7.6a.1c</b> (M24) Delivery of a report summarising foundry submission Q4 2025
	<b>D7.6a.2c</b> (M36) Delivery of a report summarising foundry submission Q2 2026
<b>Contributors</b>	Concerns several detectors types, calorimeters, tracking, etc. Serves other DRDs like DRD3 and DRD6, experiments and projects in HEP. Strong connection with 7.6b (e.g. 3D integration of chiplets). Requires expertise in analog and digital IC design, device design and technology, and significant testing effort.
	CH: CERN
	FR: IN2P3: CPPM, IPHC, IP2I + others
	IT: INFN(TO, TIFPA, MI, BO, PD, PV, PG, PI)
	NL: NIKHEF
	NO: UiB, UiO and USN
	UK: STFC
US: TBC, SLAC already doing effort	
<b>Available resources</b>	TPSCo 65nm 12 FTE/yr 290k/yr TJ 180 nm 1.5 FTE/yr 20k/yr LF 110 nm is 8 FTE/yr 100 k/yr
<b>Add'l resource need</b>	6.5 FTE/yr 410k/yr (TBC)

## 2152 **Project Description**

2153 Common access through the organization of common runs is initially envisaged for the TowerJazz  
2154 180 nm, TPSCo 65 nm ISC, and LFoundry 110 nm CMOS imaging technologies, all allowing 1-  
2155 D and 2-D stitching. These common runs, shared among the clients (for example, other DRDs  
2156 like DRD3, experiments and projects in HEP) will contain small test chips (chiplets), reticle scale  
2157 devices and stitched prototypes. A successful run requires assembly of the different prototypes into  
2158 the reticle, design support (PDK, special design rules, etc.), technology support including TCAD  
2159 to support sensor optimization, and interfacing to the foundry. Some reruns at much lower cost and  
2160 effort, with only few mask changes, may be envisaged for sensor optimization. IP development for  
2161 general use is also foreseen, to accelerate and streamline the design effort. The project comprises  
2162 several activities:

- 2163 1. Silicon TPSCo 65 nm ISC Design support of common runs
- 2164 2. Silicon TPSCo 65 nm ISC Logistics
- 2165 3. Silicon TPSCo 65 nm ISC TCAD and Technology Support
- 2166 4. Silicon TPSCo 65 nm ISC Interface to the foundry
- 2167 5. Silicon TPSCo 65 nm ISC IP Development
- 2168 6. Silicon TJ 180 nm Design support of common runs
- 2169 7. Silicon TJ 180 nm IS Logistics
- 2170 8. Silicon TJ 180 nm IS TCAD and Technology Support
- 2171 9. Silicon TJ 180 nm IS Interface to the foundry
- 2172 10. Silicon TJ 180 nm IS IP Development
- 2173 11. Silicon LF 110 nm is Design support of common runs
- 2174 12. Silicon LF 110 nm is Logistics
- 2175 13. Silicon LF 110 nm is TCAD and Technology Support
- 2176 14. Silicon LF 110 nm is Interface to the foundry
- 2177 15. Silicon LF 110 nm is IP Development

2178 Table 30 indicates the required and available manpower and resources. With the exception of  
2179 TCAD, support for 65nm and 180nm designs has so far been provided by designers and physicists  
2180 in addition to their normal workload. To ensure successful provision of shared runs in the future,  
2181 FTEs dedicated to this activity will have to be planned and financed. IP development effort needs  
2182 to be worked out further, but will be at least 10 FTE in design and test for 65 nm. Significant  
2183 IP development in 180 nm has already happened, but without preparation and documentation for  
2184 shared use, and is not expected to be at the same level as the 65nm. If still significant development  
2185 and activity is to be foreseen for the 180 nm this may amount to an additional 4-5 FTE to be  
2186 requested, especially if new process modifications are envisaged. INFN has ensured manpower for  
2187 support and IP development for the 110 nm technology through the ARCADIA project.

2188 Submission costs are to be confirmed after tendering is complete. The extension of the CERN  
2189 EP R&D program has been approved, but some funding adjustments can still be expected. CERN  
2190 is tentatively planning to cover half of the cost of the shared engineering runs for 65 nm from its EP  
2191 R&D WP1.2 program. Synergy will be explored with chips or chiplets, possibly already existing,  
2192 for the 3D development in 7.6b. No budget is initially foreseen for full 3D-stacked runs, offered  
2193 in all three technologies, but they may be pursued at a later stage. Thinning and dicing, and  
2194 fabrication and distribution of one generation of a standardized test setup is presently budgeted  
2195 at 200 kCHF. In the beginning, existing systems will continue to be distributed to new groups  
2196 starting the activity. Some measurement equipment for instance for high precision timing, requires



2197 significant investment, not counted here. INFN has secured funding for the first two runs for the  
2198 LFoundry 110 nm technology. It is assumed that the rest of the submission and other material  
2199 costs and also the FTEs for support will be carried by the DRDs and experiments taking part in  
2200 the common runs.

### 2201 **Performance Target**

2202 The overall goal of this project is to provide efficient and cost-effective common access to selected  
2203 CMOS imaging technologies through common runs, provide design support through a common  
2204 design environment including selected IP, and provide TCAD support for special developments.

### 2205 **Milestones and Deliverables**

2206 First milestones and deliverables are indicated in table 30. The main deliverables are the submis-  
2207 sions. It is the intention to continue this common access beyond the initial 3 years and therefore  
2208 tentative submission dates extend beyond this: for 65 nm common submissions are foreseen Q4  
2209 2025, Q2 2027 and Q4 2028. For 180 nm common submissions could be foreseen in 2025, 2027 and  
2210 2028, if demand is sufficient. For 110 nm, runs are foreseen in 2025, 2026 and 2028.

### 2211 **Multi-disciplinary, transversal content**

2212 The project is transversal and multi-disciplinary: monolithic CMOS sensors concern several detec-  
2213 tor types, calorimeters, tracking, etc, and require specific expertise in analog and digital IC design,  
2214 device design and technology, and significant testing effort.

### 2215 **Contributors and areas of competence**

- 2216 • **CERN**: has an approved EP R&D program, extended throughout 2028. The detailed budget  
2217 is still being finalized. CERN intends to finance half of the 65 nm common runs through  
2218 WP1.2, and a fraction of the additional cost for thinning and dicing and test setups through  
2219 WP1.2 and WP1.4. A budget is not yet foreseen for stacked runs. At present CERN coordi-  
2220 nates and participates in the 65 nm development through its EP R&D and its participation  
2221 in the ALICE experiment. It has coordinated and participated in several developments of  
2222 monolithic and hybrid sensors in the past.
- 2223 • **INFN**: The INFN groups involved on ongoing and future activities employing the LF11is  
2224 FDMAPS technology are: Torino, Trento (TIFPA), Padova, Milano, Bologna, Perugia, Pavia  
2225 and Pisa. The ARCADIA budget of  $\approx 1.4$  MCHF covered so far the cost of 3 full-maskset  
2226 engineering runs (ER) and hardware for DAQ systems. At the time of the writing of this  
2227 note, the budget for 2 full-maskset ERs during 2024-2026 has been secured by INFN. Also  
2228 INFN has significant experience in the development of monolithic and hybrid pixel sensors.
- 2229 • **IN2P3**: has a strong historical involvement in the development of complex imaging sensors  
2230 through two laboratories: CPPM and IPHC. Large contributions to sensors in the Tower 180  
2231 nm and TPSCo 65 nm have been and continue to be carried out for various experimental pro-  
2232 grams (including ATLAS and ALICE). The work involves design of pixel front-ends, matrix  
2233 read-out, DACs and specific circuits for radiation hardness assessment. New laboratories –  
2234 APC, IP2I and LPNHE – are joining the national effort following the ECFA roadmap, with  
2235 a strong emphasis on the TPSCo 65 nm. In addition IPHC, through its C4Pi facility devoted  
2236 to MAPS development, also supported by Strasbourg University, could offer support to the  
2237 community for the organisation of submissions in the Tower 180 nm process. This program is  
2238 supported by two IN2P3 projects named GRAM and DEPHY, with a planned budget for 3 to  
2239 4 years, updated each year. The requests are currently being submitted to IN2P3 and cover  
2240 a budget for DRD3 and DRD7 CMOS sensors activities. They include two contributions of  
2241 the order of 120 kEUR for two submissions and additional 30 kEUR/year for common test  
2242 systems relevant for WG 7.6. The person power involved in DRD 7 activities from these  
2243 programs is currently estimated to reach 5 FTE/year.

- 2244 • **NIKHEF:** has been very active in the 180 and 65 nm technology developments within  
2245 the ALICE collaboration, and has already designed several IP blocks in both technologies,  
2246 including bandgaps, temperature sensors, PLL, linear regulators. It is interested in providing  
2247 these blocks as IP in this framework. For the 65 nm it intends to continue the development of  
2248 a 10 Gb/s transmitter. Together with its 6 University partners it is preparing an application  
2249 for a large roadmap grant to finance its future R&D, focused on LHC experiments, also  
2250 with specific interest in high granularity pixel detectors in timing applications. It considers  
2251 IP development strategic in this framework. It is also interested to later work on future  
2252 technology nodes.
  
- 2253 • **STFC RAL:** has been active in monolithic sensor development for many years. It has  
2254 recently been involved in 65 nm work together with the ITS3 Upgrade project and the EP  
2255 R&D Programme. Work so far has been on high speed transmitters, high yield logic gates  
2256 and power regulation architectures. Work is funded by the UK Infrastructure fund for the  
2257 Electron Ion Collider, and this would make a contribution to the 65nm FTEs and costs.
  
- 2258 • **Norway groups:** The Universities of Bergen (UiB), of Oslo (UiO) and of Southeast Norway  
2259 (USN) participate in the ALICE ITS2 project since 2016, and in ALICE FoCal and the proton  
2260 CT project, also using the ALPIDE sensor. Accumulating design experience of ASICs and  
2261 test platforms, they were involved in testing and qualification of the MIMOSA sensor, of  
2262 the RD53 chip and its verification, and several irradiation campaigns not only on ALPIDE  
2263 but also on the SAMPA chip used in the ALICE TPC. They now contribute to ITS3 with  
2264 verification, testing and qualification, and with studies thinning and bending ALPIDEs at the  
2265 NorFab facility at USN, which also has some 3D integration experience. UiO coordinated the  
2266 3D-MUSE European project on CMOS 3D sequential integration technology also applicable  
2267 to image sensors, and its Nanoelectronics group has long standing experience with event-  
2268 based image sensors akin to the read-out concepts of the ALPIDE sensor system.
  
- 2269 • **US DOE:** TBC. SLAC is already participating to the 65 nm development with a submission  
2270 of pixel sensor prototype in the ER1 run and contributing effort to the ALICE ITS3 mea-  
2271 surement team. It has extensive general expertise in the design of pixel readout, but also in  
2272 TDCs and regulators, which it would like to make available as IP in this framework. SLAC  
2273 is supported by the HEP Detector R&D program directly from DOE OHEP. These funds are  
2274 meant to support generic R&D. SLAC would like to contribute to the DRD7.6 efforts which  
2275 synergistically advance research interests in US and at CERN.
  
- 2276 • **Participants in common runs:** The experiments, other DRDs, and other teams partic-  
2277 ipating in common runs, the 'clients', are expected to contribute to the expenditure and  
2278 human resources required for the submissions. In addition to the design activity, a very  
2279 significant effort in test is expected as well.
  
- 2280 • **Contact persons:** M. Barbero, M. Rolo, I. Sedgwick, W. Snoeys.

#### 2281 **Available resources, existing funding and frameworks**

2282 Table 31 shows the manpower and funding currently assured in participating institutes from the  
2283 relevant funding framework for an initial three-year project duration. The values are given as  
2284 averaged annual amounts.

#### 2285 **Estimate of to be requested resources**

2286 Table 32 shows the manpower and funding foreseen to be requested by participating institutes. In  
2287 addition to institutes specifically contributing to the organization of common runs and support, the  
2288 'clients' participating to the common runs are expected to contribute to the cost of the submissions  
2289 and of the personnel required to support it. A very significant effort in test is expected as well.

Table 31: Available resources and areas of contribution numbered as in Section B.6.1.

<b>Institute</b>	<b>Framework</b>	<b>Areas of Contribution</b>
CERN	EP R&D	1-10
INFN	ARCADIA	11-15
IN2P3	C4Pi, GRAM and DEPHY	1,5,6,7,9,10
NIKHEF	Roadmap grant TBC	5,10
NORWAY		5
STFC RAL	UK Infrastructure for EIC	1,5
US DOE	TBC	TBC
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>Total available</b>	21.5	410k

Table 32: Resources to be requested. One should consider that requests will be answered in the year following submission.

<b>Institute</b>	<b>Framework</b>	<b>Request submission year</b>
CERN	–	–
INFN	See text	2023
IN2P3	See text	2023
NIKHEF	Roadmap grant	2024
NORWAY		2024
STFC RAL	–	–
US DOE	–	–
Participants in common runs	TBC	TBC
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>Total to be requested</b>	6-12 + TBC depending on demand	430k (TBC)

2290 **B.6.2 Project 7.6b: Shared access to 3D integration**

2291 *This project aims to develop essential technologies for both 2.5D and 3D integration that can be*  
 2292 *quickly transposed to wafer-to-wafer 3D integration for a wide range of future particle physics*  
 2293 *applications, ranging from low-temperature neutrino detectors to high-radiation environment HL-*  
 2294 *HLC pixel detectors. Synergy with the 7.6a will be explored by employing either already existing*  
 2295 *chips or dedicated test structures. Furthermore, 3D-integration technologies are evolving quickly*  
 2296 *in industry. Therefore, exploring concrete connections with industrial partners is a key mission of*  
 2297 *the project.*

Table 33: Summary of project 7.6b.

<b>Project Name</b>	Shared Access to 3D Integration (WG7.6b)
<b>Project Description</b>	Develop advanced chiplet and 3D integration technologies, including the integration of SiPh chips on detector, by in-house infrastructures and third-party vendors. Initial duration of 3 years with potential for further prolongation beyond.
<b>Innovative/strategic vision</b>	Potential of silicon interposer and chiplet technologies. In-house infrastructure for quick production of prototypes/demonstrators and test vehicles, by employing bump-bonding and detector packaging technologies already available. To establish a concrete connection with the industrial partners.
<b>Performance Target</b>	Shared competences/experiences and infrastructures/processes. Build up and maintain the capability for a quickly transposed to 3D integration. Keeping a cost-effective access to selected technologies.
<b>Milestones and Deliverables</b>	<b>M7.6b.1</b> (M18) Establish TSVs process on Si interposer and dummy wafers <b>M7.6b.2</b> (M24) Establish RDL process on Si dummy structures <b>D7.6b.1</b> (M30) Delivery of report summarasing the integration of SiPh on detector by 2.5D interposer/chiplet technologies <b>D7.6b.2</b> (M30) Delivery of a report on W2W bonding by industrial partners <b>D7.6b.3</b> (M36) Deliver documentation of the process for the common use.
<b>Multi-disciplinary, cross-WG content</b>	Strong connection with 7.1 for the integration of SiPh chip and optical fiber on detector module. Strong connection with 7.6a (e.g. 3D integration/chiplets).
<b>Contributors</b>	CA: Sherbrooke DE: MPG-HLL, FH Dortmund, KIT NO: Norwegian Institutes (Uni. of Bergen (UiB), Uni. of Oslo (UiO), and Uni. of Southeast Norway (USN)) US: Fermilab (TBC)
<b>Available resources</b>	5.5 FTE/yr 390k/yr
<b>Add'l resource need</b>	3 FTE/yr 68 k/yr

2298 **Project Description**

2299 The main mission of the project is to provide access to critical integration technologies for the R&D  
 2300 of future detector prototypes. Access to 2.5D and 3D technologies is initially planned through  
 2301 collaborating institutes by both in-house technologies and industrial partners. The critical tech-  
 2302 nologies to be developed and qualified include the formation of through silicon vias (TSV) for inter-  
 2303 chip connections and redistribution layers (RDL) and back-side metallization on dummy wafers,  
 2304 real CMOS sensors and custom-designed silicon interposer layers. The combination of these two

2305 technologies, along with already existing in-house packaging technologies, will allow for a rapid  
2306 transition towards the implementation of 3D-ASIC integration at the level of a single assembly  
2307 (e.g. Multi-Project Wafer). Above that, after the initial three-year project, these technologies will  
2308 also facilitate a quick transposition to wafer-to-wafer (W2W) direct bonding technologies on 8-inch  
2309 wafers at the Max Planck Institute.

2310 In addition to in-house activities, exploring and establishing a concrete connection with indus-  
2311 trial partners represents a key mission of the project. Sherbrooke University, Fermilab and the  
2312 University of Oslo (UiO), will collaborate with industrial partners. In particular, Sherbrooke col-  
2313 laborates with Teledyne DALSA for the development and qualification of W2W bonding technology  
2314 and IZM for detector packaging. Fermilab launched the Chicago 3D Chips Codesign Community to  
2315 foster the type of ecosystem necessary to push developments in this area and UiO will address the  
2316 3D-sequential integration technology under development by CEA-LETI and STMicroelectronics.

2317 The project objective includes also the employment of TSV, RDL and interposer technologies  
2318 for the direct integration of photonic chips on detector modules. In collaboration with 7.1, the  
2319 ultimate goal is to establish the necessary process steps to ensure the long-term availability of the  
2320 integration of silicon photonics (SiPh) chips and optical fibers on already available sensors or test  
2321 structures manufactured in the technologies offered by 7.6a.

2322 The project will feature various topics to be addressed by different collaborators in order to  
2323 build a complete picture of the full potential offered by the 2.5D and chiplet technologies. These  
2324 are:

- 2325 1. Provide access to TSV technology
- 2326 2. Provide access to RDL technology
- 2327 3. Provide access to 2D-bonding process
- 2328 4. Provide access to chiplet/2.5D integration
- 2329 5. Provide access to W2W, C2W by industrial partners
- 2330 6. Integration of monolithic/hybrid PIC on the detector

### 2331 **Performance Target**

2332 The overall goal of the project is to provide cost-effective access to critical integration technologies  
2333 for fast prototyping of future detectors through in-house infrastructure. It will also provide a  
2334 concrete connection with 3D-integration technologies that evolve quickly in industry.

### 2335 **Milestones and Deliverables**

2336 The main milestones consist of the development and qualification of TSV and RDL processes. Both  
2337 processes are foreseen to be developed at KIT and MPG-HLL in Q2 2025, while the mechanical  
2338 and thermal qualifications will be executed by Fachhochschule Dortmund. The project aims to  
2339 consolidate the W2W bonding process through collaboration with industrial partners. The report  
2340 is foreseen in Q2 2026. The key deliverable is the development of prototypes (test vehicles) of  
2341 detector modules using 2.5D interposer and chiplet technologies, scheduled for completion in Q2  
2342 2026. The development of both technologies will take place using different approaches. MPG-HLL  
2343 and KIT will employ in-house machinery, whereas Sherbrooke will rely on an industrial partner  
2344 (IZM-Germany). The main focus of the deliverable is the seamless integration of optical packaging  
2345 with CMOS sensors (e.g., 7.6a) and SiPM detectors for neutrino experiments (e.g., Sherbrooke).  
2346 The integration of radhard RISC-V processor and/or bare eFPGA/FPGA with state-of-the-art  
2347 monolithic/hybrid sensors (e.g., 7.6a) by employing of the aforementioned technologies, will be  
2348 explored. The prototypes will be carried out by KIT, MPG-HLL and Dortmund within or beyond  
2349 the initial three years, depending on the availability of the components.

2350 **Multi-disciplinary, transversal content**

2351 The project has a wide range of applications, such as CMOS sensors (7.6a), calorimeters (DRD6),  
2352 cryo-detectors (DRD5), and more. Collaborators are skilled in ASIC design, semiconductor sensor  
2353 fabrication, PCB design, FPGA design, radiation effects, cryogenics and detector integration  
2354 technologies.

2355 **Contributors and areas of competence**

- 2356 • **Semiconductor Laboratory of the Max Planck Society:** fabrication of test devices,  
2357 development of wafer processing for hybrid bonding (Cu, PECVD oxide), C2C, C2W and  
2358 W2W bonding processes, AC and DC coupled bonding, low-temperature plasma-activated  
2359 direct Si-Si bonding and hybrid bonding (Cu-Cu pads embedded in SiO<sub>2</sub>).
- 2360 • **Karlsruhe Institute of Technology:** development of 2.5D and chiplet integration tech-  
2361 nologies based on active/passive interposer layer. Several in-house bumping technologies.  
2362 Direct integration of optical fibers with SiPh chips by either grating or edge couplers on  
2363 the detector. Development and production of cryogenic detectors (MMC) and the TSV-last  
2364 process.
- 2365 • **Fachhochschule Dortmund:** expertise in analog, digital and mixed-signal CMOS circuit  
2366 design, chip and module testing. A thermostream climate device for fast temperature ramping  
2367 from -70° to 225° is available to test mechanical stability and validate chips and modules with  
2368 respect to PVT.
- 2369 • **US DOE:** : Fermilab has recognized the significance of 3D integrated circuits to high energy  
2370 physics for more than a decade and has taken every opportunity possible to involve itself in  
2371 advanced packaging developments. Most recently, Fermilab along with the University of  
2372 Chicago has launched the Chicago 3D Chips Codesign Community to foster the type of  
2373 ecosystem necessary to push developments in this area. The next activity of the community  
2374 is to partner with IMEC and NHanced Semiconductors to provide a 3D integration on Multi-  
2375 Project Wafer run to begin in 2024. This is a simple two-layer face-to-face bonding structure  
2376 with DBI tier-to-tier interconnect, backside TSVs and backside metallization. The wafers  
2377 themselves will use the TSMC 65nm process. Subscription to the run as well as its final  
2378 schedule will depend on funding. The most ambitious goal Fermilab has in this area is the  
2379 creation of an advanced packaging facility that would permit regular MPW runs for the  
2380 community as well as the ability to develop techniques and standards best-suited to the  
2381 scientific community as well as the small-volume industrial community. The contribution of  
2382 the US-DOE team is under discussion due to uncertainty regarding DOE funding.
- 2383 • **Université de Sherbrooke:** radiation instrumentation for nearly 4 decades, including  
2384 digital single-photon detectors (photon-to-digital converters –PDC or Digital SiPM), time  
2385 to-digital converters (TDC), embedded signal processing, and real-time on-detector edge  
2386 computing for high data rate instruments. Will provide access to Teledyne DALSA foundry  
2387 for the 3D integration of multiple-tier wafer stacking.
- 2388 • **Contact persons:** M. Caselle, L. Andricek, S. Charlebois.

2389 **Available resources, existing funding and frameworks**

2390 Table 34 shows the manpower and funding currently assured in participating institutes from the  
2391 relevant funding framework for an initial three-year project duration. The values are given as  
2392 averaged annual amounts.

2393 **Estimate of to be requested resources**

2394 Most of the funding is secured up to 2027 with the existing projects. German funds BMBF (Si-D  
2395 consortium) is not confirmed.

Table 34: Available resources and areas of contribution numbered as in Section B.6.2.

<b>Institute</b>	<b>Framework</b>	<b>Areas of Contribution</b>
FH Dortmund	BMBF (05H21PRCA9, 05H21PRRD1)	4
MPG-HLL	Institute	1,2,3,4
KIT	Helmholtz	1,2,3,4,6
Norway		3,4,5
Fermilab		5
Sherbrooke	CRSNG	4,5,6
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>Total available</b>	5.5	390 k

Table 35: Resources to be requested

<b>Institute</b>	<b>Framework</b>	<b>Request submission year</b>
KIT	BMBF (Si-D consortium)	2023
MPG-HLL	BMBF (Si-D consortium)	2023
Norway		2023
	<b>FTE/yr</b>	<b>Annual Funding [EUR]</b>
<b>Total to be requested</b>	3	68 k

## 2396 **B.7 Working Group 7.7: Tools and Technologies**

2397 *In response to the DRD7 projects detailed above and those related to electronics in other DRDs, and*  
2398 *in order to manage ASIC-related design risks in our distributed community, the Steering Committee*  
2399 *invites Conveners of WG7.7 to create and steer a task force that will propose an implementation*  
2400 *solution for a hub-based structure for ASICs developments.*

### 2401 **B.7.1 A Hub-based structure**

2402 A few central ASIC development centres defined as 'Hubs' will be established with CERN as the  
2403 lead focus. On behalf of the DRD7 Collaboration, these Hub centres will be available to support  
2404 best practice design of a selection of large and complex DRD sponsored ASIC projects within their  
2405 region.

2406 The overall goal of this Hub-based structure is to:

- 2407 • Establish and maintain access, for the community at large, to state-of-the art microelectronics  
2408 technologies and EDA software tools through regional collaboration and coordination
- 2409 • Ensure a professional approach to prototyping and production fabrication cycles by delivering  
2410 best practice in design, verification and foundry submission,
- 2411 • Facilitate collaborative work across distributed design teams establishing the necessary in-  
2412 frastructure for IP block sharing, and
- 2413 • Follow rigorous project review and submission processes to manage risks and control changes  
2414 in projects

2415 The Hub institutes will collaborate with their wider region's design groups to deliver a wide  
2416 programme of sophisticated, complex or large size DRD-sponsored ASICs. They will contribute  
2417 by ensuring thorough planning, review and design validation in all design fabrication cycles. Then,  
2418 working with CERN and other Hubs, they will plan and coordinate foundry access for these projects  
2419 over their lifetime.

2420 In addition, the Hub institutes will collectively:

- 2421 • Provide access to necessary technical support for projects to ensure rigorous completion of  
2422 all design validation and foundry design rules checks. Maintain signoff checklists, foundry  
2423 submission check lists and 'lessons learned' logs to support each other and build best practice
- 2424 • Coordinate fabrication manufacturing runs and IP library access in partnership with sup-  
2425 ported foundries, CERN ASIC support and Foundry Services and Europractice
- 2426 • Maintain a master list of all current projects to enhance global overview and forecast foundry  
2427 access, and
- 2428 • Provide advice in ensuring that projects are correctly resourced for the anticipated goals

2429 Locally, in their region, Hub institutes will also:

- 2430 • Lead the preparation and management of IP sharing agreements that meet the needs of their  
2431 region
- 2432 • Ensure that the strict end-use rules, export controls and taxation issues in each region are  
2433 recognised, understood and met by their community, and
- 2434 • Engage with their local funding agencies to ensure that support and submission management  
2435 costs are planned for and included in projects.

2436 The overall objective of the above is to support the wider community so that everyone can  
2437 continue to contribute and innovate new electronic systems in the knowledge that with their Hub  
2438 partner they will be able to implement successful ASIC production solutions for their experiments,  
2439 when needed by the experimental programme. The best way to achieve this objective at project-  
2440 level is to include from the beginning a Hub institute in all the most complex and risky DRD-  
2441 sponsored ASIC projects.



## 2442 **B.7.2 Hub roles and requirements**

2443 Hub centres will be expected to be equipped and have all the resources and skills necessary to  
2444 develop and submit full-scale ASICs to supported foundry(ies), making best use of state-of-the-art  
2445 practices and tools. In addition, they must demonstrate their ability to support a reasonable num-  
2446 ber of community projects in their region. Practically, Hubs are expected to be large established  
2447 institutions or national laboratories. Hubs might adopt an infrastructure setup resembling the  
2448 CERN ASIC support and Foundry service model. This would involve personnel working on design  
2449 projects and providing support services as necessary.

2450 As members of the DRD7 collaboration, Hubs will participate in Working Group WG7.7 (tools  
2451 and technologies). They will collectively maintain their expertise through appropriate training,  
2452 collaboration with industry and engagement in ASIC design projects. They will, wherever neces-  
2453 sary, develop “common design platforms” incorporating design kits, IP libraries and design flows  
2454 and provide long-term maintenance, technical support and training. Funding of Hub support will  
2455 be achieved directly via centralised national channels, or indirectly via the projects requesting  
2456 support.

2457 The list of Hub institutes will be agreed and reviewed periodically by the DRD7 collaboration.

2458 In their preparation for complex projects, the community will be invited to discuss and agree  
2459 the level of Hub involvement required with their regional Hub centre. This could range from active  
2460 design and/or verification work to just engagement with design reviews.

2461 The DRDC may, based on expert reviews, recommend that a Hub institute is added to the list  
2462 of project participants, in case it judges that the design is too challenging for the project team as  
2463 is.

2464 CERN, as lead focus, will coordinate the overall structure and undertake central roles including:

- 2465 • Negotiating legal and commercial aspects for accessing new technologies on behalf of the  
2466 community
- 2467 • Maintaining a list of Institutes eligible to collaborate on NDA protected technologies
- 2468 • Providing technical support and training to Hub Institutes
- 2469 • Working with Hub institutes to develop “common design platforms” and to facilitate main-  
2470 tenance, technical support, training and collaboration, and
- 2471 • Assisting in supporting the wider community when circumstances prevent a regional Hub  
2472 from doing so

## 2473 **B.7.3 Timeline**

2474 The timeline for the taskforce to propose an implementation solution to the Hub-based model  
2475 sketched above is 12 months. The proposal will identify the hub institutes and their interac-  
2476 tions, the supported technologies and target projects, and will propose a roadmap for presenting,  
2477 discussing and rolling out the new structure for the DRD community.