

MONOLITHIC AND HYBRID TECHNOLOGIES FOR PIXEL DETECTORS

P. Riedler, A.
Rivetti

Overview


2

- Introduction
- Monolithic and hybrid technologies
 - MISTRAL >> see presentation by MARC
 - INMAPS
 - Hybrid sensor developments
- Material budget
 - Thinning
 - TSVs
- Readout developments
- Testing plans

Introduction

3

- The current ITS consists of 6 silicon layers (2 pixels, 2 drift, 2 strips) and covers radii from 3.6 cm to 43 cm




ITS Upgrade

4

- Key technical topics:
 - **Get closer to the interaction point**
 - Currently: 29 mm beampipe radius >> ~**20-22 mm**
 - Reduce the **material budget** (esp. innermost layers)
 - Currently: ~1.14% per pixel layer >> **0.3-0.5% X_0**
 - Reduce **pixel size**
 - Currently: 50 μm x 425 μm >> **20-30 μm in r-phi (possibly z)**
 - **Trigger capability** (L2 ~ 100us): topological trigger, fast-OR and fastSUM at L0/L1 (1.2 us/7.7 us)
 - **Increased acceptance**


Material Budget

5



ALICE SPD: 1.14% X_0 per layer

2 main contributors:
silicon (0.38%) and bus ($\sim 0.48\%$)




ITS Upgrade:
0.5 % X_0 as upper limit for the innermost layers
Target: 0.3-0.5% X_0

Improvement of a factor $\sim 2-3$!

Material Budget

6



Configurations

7

- Two options under study, e.g.:
 - Replace the existing pixel layers and add a layer0
 - “all-new” ITS consisting of pixels and strips
- Activities two-folded:
 - ▣ 1. Study best possible configuration >> see talks by Romualdo, Diego, Arturo, Stefan, Giuseppe
 - ▣ 2. Identify technological options >> next slides

Pixel Upgrade

8

- Strategy: **follow hybrid and monolithic developments**, collect information and participate in prototyping >> prepare proposal by summer 2011
- Main considerations:
 - **Hybrid solution:**
 - Cost of flip chip bonding
 - Material budget
 - **Monolithic solution:**
 - Speed considerations
 - Radiation tolerance


Monolithic pixel technologies

9

Several monolithic developments:

- MISTRAL – MIMOSA based design specific for ALICE >> see talk by Marc
- INMAPS
- LePix

0.18 um CMOS process



Standard CMOS with additional deep P-well implant.




Quadruple well technology.

100% efficiency and CMOS electronics in the pixel.

Optimise charge collection and readout electronics separately!

TPAC. Sensor for the ILC ECAL (CALICE)

- preShape
- Gain $94\mu\text{V}/e$
- Noise $23e^-$
- Power $8.9\mu\text{W}$
- 150ns "hit" pulse wired to row logic
- Shaped pulses return to baseline



50 μm pixel
Over 150
transistors, N and
PMOS

TPAC tests for WG3

12

- Received test cards and TPAC chips from colleagues at RAL/UK
- 0.18 μm CMOS process from TOWER/JAZZ >> talk by Marc
- Setting up system at CERN to carry out irradiation tests on different TPAC circuits:
 - Epi 1.2 μm and 1.8 μm
 - HR and standard resistivity
 - With and without deep p-well



Monday 23rd May 2011

Cedric Mansuy/CERN

2) TPAC boards:




Fig: Main board








Fig: DAC board

LePIX: monolithic detectors in advanced CMOS



- Scope:
 - Develop monolithic pixel detectors integrating readout and detecting elements by porting standard 90 nm CMOS to wafers with moderate resistivity.
 - Reverse bias of up to 100 V to collect signal charge by drift
- Key Priorities:
 - Develop and optimize the sensor
 - Design low power ($\sim 1\mu\text{W}/\text{pixel}$ or less) front end electronics using low detector capacitance
 - Assessment of radiation tolerance
 - Assessment of crosstalk between circuit and detecting elements (may require special digital circuitry)
- Need to carry development to a large matrix for correct evaluation

CIRCUIT ARCHITECTURE



- Charge to voltage conversion on the sensor capacitance
- For 30 μm depletion and 10fF capacitance:
38 mV for 1 mip.

Bias circuit

Processing electronics

- ✓ Only one PMOS transistor in the pixel (or maybe very few...)
- ✓ Each pixel is permanently connected to its front-end electronics located at the border of the matrix.
- ✓ Each pixel has one or two dedicated lines: need of ultra fine pitch lithography => 90 nm CMOS.

LePix

- The LePix approach may allow to have significantly thicker detection layers (30 um or more) with respect to what is achieved with other monolithic techniques.
- High resistivity wafers have been sent to fabrication and results are expected by the summer

Thinning


17

- Reduce the silicon contribution as much as is feasible/”sensible” given the targets
- Hybrid vs. Monolithic:
 - ▣ Target thickness for ASICs: 50 μm
 - $\sim 0.05\% X_0$
 - ▣ Different “weight” of the problem:
 - Monolithic: bowed chips will be more difficult to integrate into a module plane
 - Hybrid: Too high bow of chips can result in a disconnection of bump bonds \gg loss of channels

Thinning

18

- Current ALICE chips: 150 um thinned during bump bonding process
- thickness reduction will make inherent stresses come out stronger
- first experience during the ALICE production
- Thinning process needs to be well studied and tuned to produce coherent results




S. Vahanen, VTT

Thinning – first studies in 2011

19

Study using dummy components with IZM Berlin


- Hybrid detector dummy components based on ALICE layout (sensors, chips), synergy with NA62 Gigatracker with similar requirements
- Specific IZM process for thinning:
- Sensor wafers (200 μm) in processing, ASIC wafers ready in ~ 4 weeks
- First components back by end July 2011



| | Si sensor [μm] | X_0 [%] | ASIC [μm] | X_0 [%] | X_0 total [%] |
|----------------|-----------------------------|-----------|------------------------|-----------|-----------------|
| First R&D step | 200 | 0.22 | 50 | 0.05 | 0.27 |
| Target | 100 | 0.11 | 50 | 0.05 | 0.16 |

Thin Chip Assembly – Temporary Support Approach

Process Flow




thomas.fritsch@izm.fraunhofer.de

Thin Chip Assembly – Temporary Support Approach



Laser Debonding using UV-Release Glue

1. Step: Flip Chip Assembly of Chipstack



Left:
Chip after bump bonding
size 14x11 mm² (2x1 FE-I3)

Right:
Cross section of the first bump row
(yellow line)





thomas.fritsch@izm.fraunhofer.de



Thin Chip Assembly – Temporary Support Approach

Laser Debonding using UV-Release Glue

2. Step: Support Chip Release



Side view on 14 x 11 cm² (Double ROC ATLAS FE-I2 reticle) dummy module after carrier chip release



Released glass carrier chip

Thin chip module (ROC side down)

14 x 22 cm² (Quad ROC ATLAS FE-I2 reticles) dummy modules after carrier chip release

Hybrid Sensor


23

- Reduce hybrid sensor thickness (currently 200 μm , lowest thickness in LHC experiments) in trade-off with the signal
- Target: 100 μm
- First trials in 2010:
 - ▣ Use epitaxial sensor wafers (low-R carrier wafer “integrated”) and thin away the support wafer
 - ▣ Run with FBK/Trento in 2010, processed 5 wafers with 100 μm epi layer using standard ALICE layout (50 μm x 425 μm)

Hybrid Sensor

24


- 3 wafers processed at VTT
 - Successful thinning and back side patterning
 - overall sensor thickness: 105-115 μm (i.e. epi layer + $\approx 10 \mu\text{m}$)
- 5 singles flip-chip bonded to the current ALICE pixel front-end chip
 - electrical tests: $\sim 30 \text{ nA}$ at 20V at RT, min. threshold $\sim 1500 \text{ el.}$, ~ 30 missing pixels



Hybrid Sensor


25

- Beamtest in November 2010 at CERN with epi sensors (and also 3D sensors)




Hybrid Sensor

BIAS Scan in the plateau




Current ALICE sensor

Thr Scan



DX on HS3 0deg

DX on HS3




| Thr (DAC) | Thr (el.) |
|-----------|-----------|
| 200 | 3000 |
| 190 | 3600 |
| 180 | 4200 |
| 170 | 4800 |

Hybrid Sensors

27

- Next step: edgeless epi sensors (R&D with FBK/Trento)




Process

- Define and etch trench
- Polysilicon deposition (trench filling)
- Remove the polysilicon from the wafer surface

Trench :


- 10 μm wide
- 220 μm deep



More material budget

29

- The two main contributors to the current pixel in terms of material are silicon (see previous slides) and the **interconnection bus (0.48% X_0)**
- Several points where this can be minimized:
 - ASIC architecture >> next slide
 - “Novel” I/O for the front-end
 - TSVs for hybrids, ball-grid arrays, ..
 - Design of the bus >> see talk by Romualdo and Diego



Reduction of power layers thicknesses

- Reduction of chip analog and digital consumptions
- Minimum thickness constrained by maximum bias drop compatible with chip bias specification
- Possible way to improve:
 - Segment the power and ground layers in parallel stripes, one per chip
 - Make stripes with uniform resistance by layout: widths of the bias stripes proportional to the length from power input
 - Equal voltage drops on each bias stripe
 - Thickness can be reduced at the price of larger (but equal) drops on the bias layers. All chips can be biased with uniform voltages

Other Developments

31




Figure 1. Schematical design of a SP scheme. The current is reduced by a factor n , where n is the number of modules in the chain, with respect to a parallel powering scheme where the same number of modules is powered by a constant voltage.





Figure 2. Schematical design of a parallel powering scheme.


Through Silicon Vias (TSV)

32

- Contribute to activity at CERN organized by Medipix Collaboration
- Medipix3 chip designed for TSV



TSVs etched by VTT on dummy wafer with 100 μm pitch



Dicing lanes near to matrix

All IO logic and pads contained within one strip of 800 μm width

All IO's have TSV landing pads in place

Permits 4-side butting


94% sensitive area


Through Silicon Vias (TSV)

33

- Proposal from CEA-LETI
- Use 10 Medipix3 wafers
 - ▣ Front-side UBM deposition
 - ▣ Wafer thinning to 100 um
 - ▣ Drilling of TSV to M1 and electrical isolation of M1
 - ▣ Deposition and etching of back side connect layer
 - ▣ UBM deposition on back side
- First results autumn 2011


- Development of a pixel readout system for lab and testbeams
- Based on developments done for ZDC in ALICE
- Develop and implement interfaces on mezzanine cards to create fully versatile system for different frontend chips
- Maintain full compatibility with ALICE DAQ
- First prototypes in development (>>July 2011)






NIN mezzanine

4 mezzanine connectors available on this side



LVDS mezzanine
(can be moved on the other side
in place of the NIM
Mezzanine)

Interface mezzanine that interface with the mimosa chip carrier boards



Testing Plans 2011

- TPAC study and irradiation tests
 - ▣ X-ray irradiation (setup at CERN)
 - ▣ Hadron irradiation (various facilities accessible)
 - ▣ SEU tests (e.g. in Louvain)
- Testbeam in autumn 2011
 - ▣ Test of monolithic sensors
 - ▣ Test of edgeless epi hybrid pixels with thin chips
- Evaluation of thin dummies and later thin assemblies
 - ▣ SEM, pull tests, radiography, metrology measurements