

TECHNOLOGIES  
FOR STRIP DETECTOR  
ITS UPGRADE - 29.5.2011

G. Contin

# Outline

2

- Aims of the strip upgrade
- The present ALICE strip detector (SSD)
- Proposal for a new sensor design
- Ideas for the detector layout
- Micro-cables for interconnections
- ASIC specifications and development
- Plans for assembly tests

# Aims of the strip upgrade

3

- Cover a large area on the outer (2-4) ITS-upgrade layers
  - A. 2 layers (present SDD)  $\sim 1.3 \text{ m}^2$
  - B. 4 layers (present SDD & SSD)  $\sim (1.3 + 5) \text{ m}^2$
- Manage higher multiplicity with low occupancy
  - even at small radius (15 cm) to replace SDD
- Provide tracking information with good resolution
  - Spatial resolution: at least  $20 \mu\text{m}$  ( $r\phi$ ),  $800 \mu\text{m}$  ( $z$ ) as the present SSD
  - Connect tracks to TPC
- Provide  $dE/dx$  for an improved PID
  - over a dynamic range 0-15 Mip (for light nuclei & low mom. part.)
  - with 0.1 Mip resolution (to separate different particle types on a wide  $P_{\text{T}}$  range)

# The present ALICE strip detector

4

## □ The SSD detector

- Overall dimensions:  $L \times d \sim 1 \text{ m} \times 1 \text{ m}$       $A = (2.2 + 2.8) \text{ m}^2$ 
  - Layer 5:  $r = 38 \text{ cm}$       $\pm z = 43.1 \text{ cm}$
  - Layer 6:  $r = 43 \text{ cm}$       $\pm z = 48.9 \text{ cm}$
- Acceptance coverage  $|\eta| < 0.9$
- 144 *half-ladders* - 1698 *modules* - 2.6 M *channels*

## □ The sensor

- Layout: 300  $\mu\text{m}$  thick, double-sided, 768 strip/side, 35 mrad stereo angle
- Sensor area: 0.0028  $\text{m}^2$
- Achieved spatial resolution: 20  $\mu\text{m}$  ( $r\phi$ ) - 800  $\mu\text{m}$  ( $z$ )

## □ The Front-End chip

- HAL25 mixed analogue/digital ASIC designed in 0.25 CMOS process
- 128 channels with preamp, shaper, storage capacitor
- Input dynamic range:  $\pm 14$  MIP with good linearity
- 1.4 – 2.2  $\mu\text{s}$  adjustable peaking time
- Signal sampled by external Hold and read-out through analogue multiplexer
- Serialized samples are then AC decoupled to multiplexer/buffer and driven to ADC

# R&D for the ALICE strip upgrade


5

- Start from the present strip technology which is optimized for the present experimental conditions
- Improve the strip system to meet the new ITS upgrade requirements (*occupancy, acquisition rate, time resolution, extended PID, data format, ...*)
- Benefit from the past experience to get better reliability and uniformity of components

# Strip sensor layout

6



- The new strip sensor layout is being designed (Trieste group)
  - decrease the strip length from  $\sim 40\text{mm}$  to  $20\text{mm}$
  - cell size  $\sim -50\%$
  - $C_{\text{strip}} \sim -50\%$
  - 2 x # of channels
  - same cluster size
  
- 2 rows of strips per sensor side
  - occupancy: - 50%
  - > ambiguity resolution
  - < capacitive noise
  - > S/N ratio
  - $\sim$  spatial resolution
  - < 2 x power consumption



# Strip $\mu$ cables design proposals

7

- Double no. of channels requires a new Al-polymide  $\mu$ cable design



# SSD micro-cables



8

## □ Specifications:

- Kapton-Aluminum micro-cables (by Kharkov)
- Thickness:  $10\ \mu\text{m} + 14\ \mu\text{m}$
- Pitch:  $44\ \mu\text{m}$  (chip) /  $47.5\ \mu\text{m}$  (sensor)
- Length:  $\sim 25\ \text{mm}$  /  $\sim 50\ \text{mm}$

## □ Assembly and folding

- TAB bonding technique
- Bonding windows facing sensor/chip
- different hybrid layouts for P/N side







# Options for bonding and layout

9

- **TAB bonding technique:** allows chip tests, less material, safe folding



- **Wire bonding**



- easier alignment
- more material

# SSD interconnections

10

- TAB bonding: ultrasonic bonding of traces directly on pads
  - Advantages (*wrt wire bonding*):
    - allows chip tests before assembly
    - less material
    - better planarity for a safer folding
  - Drawbacks for 50 um pitch:
    - narrow traces
    - risk of shorts
  
- Careful **test** of bonding procedure is required
  - a wafer of dummy chips already sent to Kharkov group:
    - *ALICE128-dummy*: right input pitch as reference for the production of micro-cables prototypes
  - dummy strip sensor mask (new layout) is being designed @ Trieste
  - dummy sensor production foreseen @ FBK-IRST (*by end of summer*)
  - first bonding tests @ Kharkov & Trieste (*by end of 2011*)

# ASIC development

11

- Investigating for available solutions for strip ASIC front-end chip: contacts with UK and CERN Groups
- Specification definition in progress:

ASIC specs	HAL25 (Present SSD)	Upgrade target
CMOS technology	0.25 $\mu\text{m}$	<b>0.13 <math>\mu\text{m}</math> (?)</b>
Input pitch	80 $\mu\text{m}$	~44 $\mu\text{m}$ On 2 staggered rows (?)
ASIC size	3.65 x 11.90 mm <sup>2</sup>	5-6 x 6 mm <sup>2</sup> (?)
Dynamic range	1 MeV ~290000 e <sup>-</sup>	<b><math>\approx</math>1.3 MeV (15 Mip)</b> ~360000 e <sup>-</sup>
Charge resolution	~1 keV ~290 e <sup>-</sup>	<b>~1 keV (0.1 Mip)</b> ~290 e <sup>-</sup>
Noise (ENC for 5 pF load cap.)	< 300 e <sup>-</sup>	<b>&lt; 300 e<sup>-</sup></b>

# ASIC specifications

12

ASIC specs	HAL25 (Present SSD)	Upgrade target
Peaking time	1.4 – 2.2 $\mu$ s	$\leq 1 \mu$ s
Readout & Format	Serial, analogue	<b>Digital</b> (?)
ADC	Off-detector	On chip (?)
Common Mode correction	Off-detector	On chip (?)
Power dissipation per channel [ $\mu$ W]	<1ms> : 265 - 360 Readout: 680 - 759 Acquisition: 290 – 355	<b>Less than present</b>
# channels per chip	128	128
Total # of channels	2.6 M	$\sim 1 - 5$ M (?)
Expected Dose/Hadron Fluence (10 years)	//	30 kRad (TID) $6 \cdot 10^{11} \text{ cm}^{-2}$ (hadron fluence in 1MeV n)

# Summary

13

- The aims of the strip upgrade are well defined
- Clear ideas for the detector layout
- Strip sensor design in progress
- Solutions for interconnections being studied
- Front-end ASIC:
  - specs definition ongoing
  - looking for partners to develop the chip
- Tests with dummy components are planned to evaluate the assembly feasibility

*Thank you for your attention...*