



## Interconnect and device fabrication technologies

G. Calderini (LPNHE Paris), D. Dannheim (CERN), F. Huegging (Bonn)



## List of Participating Institutes



132 institutes registered  
537 people on the mailing list

<https://drd3.web.cern.ch/institutes>


The DRD3 Collaboration has evolved a lot in the last year

A number of new Institutes joined

Structure of WGs is now more clear


An Institute Board and Management Structure is in place

Progressing towards a DRDC approval



# Evolution of the Collaboration

# DRD3




WG7 has a strong association with the Interconnection WP

The idea is to organize the activities as formal tasks inside the WP

Everybody interested in interconnections is welcome to deposit a EoI to allow us with the organisation

We will try to build aggregation of groups on a number of projects



## Interconnections are a strong point of future detector and electronics development

<b>Gaseous</b>	<p><b>DRDT 1.1</b> Improve time and spatial resolution for gaseous detectors with long-term stability</p> <p><b>DRDT 1.2</b> Achieve tracking in gaseous detectors with dE/dx and dN/dx capability in large volumes with very low material budget and different read-out schemes</p> <p><b>DRDT 1.3</b> Develop environmentally friendly gaseous detectors for very large areas with high-rate capability</p> <p><b>DRDT 1.4</b> Achieve high sensitivity in both low and high-pressure TPCs</p> <p><b>DRDT 2.1</b> Develop readout technology to increase spatial and energy resolution for liquid detectors</p> <p><b>DRDT 2.2</b> Advance noise reduction in liquid detectors to lower signal energy thresholds</p> <p><b>DRDT 2.3</b> Improve the material properties of target and detector components in liquid detectors</p> <p><b>DRDT 2.4</b> Realise liquid detector technologies scalable for imaging large systems</p>
<b>Liquid</b>	
<b>Solid state</b>	<p><b>DRDT 3.1</b> Achieve full integration of sensing and microelectronics in monolithic CMOS pixel sensors</p> <p><b>DRDT 3.2</b> Develop solid state sensors with 4D-capabilities for tracking and calorimetry</p> <p><b>DRDT 3.3</b> Extend capabilities of solid state sensors to operate at extreme fluences</p> <p><b>DRDT 3.4</b> Develop full 3D-interconnection technologies for solid state devices in particle physics</p>
<b>PID and Photon</b>	<p><b>DRDT 4.1</b> Enhance the timing resolution and spectral range of photon detectors</p> <p><b>DRDT 4.2</b> Develop precision calorimeters for extreme environments</p> <p><b>DRDT 4.3</b> Develop RICH and imaging detectors with low mass and high resolution timing</p> <p><b>DRDT 4.4</b> Develop compact high performance time-of-flight detectors</p> <p><b>DRDT 5.1</b> Promote the development of advanced quantum sensing technologies</p> <p><b>DRDT 5.2</b> Investigate and adapt state-of-the-art developments in quantum technologies to particle physics</p> <p><b>DRDT 5.3</b> Establish the necessary frameworks and mechanisms to allow exploration of emerging technologies</p> <p><b>DRDT 5.4</b> Develop and provide advanced enabling capabilities and infrastructure</p>
<b>Quantum</b>	

<b>Calorimetry</b>	<p><b>DRDT 6.1</b> Develop radiation-hard calorimeters with enhanced electromagnetic energy and timing resolution</p> <p><b>DRDT 6.2</b> Develop high-granular calorimeters with multi-dimensional readout for optimised use of particle flow methods</p> <p><b>DRDT 6.3</b> Develop calorimeters for extreme radiation, rate and pile-up environments</p>
<b>Electronics</b>	<p><b>DRDT 7.1</b> Advance technologies to deal with greatly increased data density</p> <p><b>DRDT 7.2</b> Develop technologies for increased intelligence on the detector</p> <p><b>DRDT 7.3</b> Develop technologies in support of 4D- and 5D-techniques</p> <p><b>DRDT 7.4</b> Develop novel technologies to cope with extreme environments and required longevity</p> <p><b>DRDT 7.5</b> Evaluate and adapt to emerging electronics and data processing technologies</p>
<b>Integration</b>	<p><b>DRDT 8.1</b> Develop novel magnet systems</p> <p><b>DRDT 8.2</b> Develop improved technologies and systems for cooling</p> <p><b>DRDT 8.3</b> Adapt novel materials to achieve ultralight, stable and high precision mechanical structures. Develop Machine Detector Interfaces.</p> <p><b>DRDT 8.4</b> Adapt and advance state-of-the-art systems in monitoring including environmental, radiation and beam aspects</p>
<b>Training</b>	<p><b>DCT 1</b> Establish and maintain a European coordinated programme for training in instrumentation</p> <p><b>DCT 2</b> Develop a master's degree programme in instrumentation</p>


Solid state

- DRDT 3.1** Achieve full integration of sensing and microelectronics in monolithic CMOS pixel sensors
- DRDT 3.2** Develop solid state sensors with 4D-capabilities for tracking and calorimetry
- DRDT 3.3** Extend capabilities of solid state sensors to operate at extreme fluences
- DRDT 3.4** Develop full 3D-interconnection technologies for solid state devices in particle physics

They have a critical role in the development of detectors and electronics

Sensor-FE, Tier to tier, multiple stacks

Interconnections for modules, interconnection for characterization



Activity of the WP4/WG7 will be organized around axes (Research Goals)

RG 7.1: Yield consolidation for fast interconnection technologies


RG 7.2: Demonstration of in-house process for single dies and pixel interconnections for a range of pitch (down to  $< 30 \mu\text{m}$ )

RG 7.3: Development of maskless post-processing for classical bumping interconnection technologies

RG 7.4: Development of wafer-to-wafer approach in presently advanced interconnection technologies

RG 7.5: Development of VIAS in multi-tier sensor/front-end assemblies








# Interest in the community

# DRD3

- New version of the EoI slides from institutes are still flowing in (on 16/5 we have 10)
- For reference: at the time of last year workshop:
  - 35 groups / 85 questionnaires already interested and planning to have resources
  - Among them 25 gave some specific information
  - 15-20 FTE already declared





# Strong interplay with DRD7

# DRD3

TSV, RDL

3D, direct wafer bonding

ACF/ACP


-> 6 institutes

-> 3 institutes

-> 2 institutes

Statistics from interconnection interests inside the “Emerging technologies, DRD7.5”





# Today's session and June Collaboration Meeting

# DRD3

Today:

Introduction and analysis of interests

Quick overview of the main WP4 axes

- Fast Interconnections for R&D

- In-house interconnection technologies


- Interconnection technologies via specialized vendors

Discussion with present groups

Collaboration meeting: June 17-20th

Thematic presentations centered on WP4 projects






# Interconnection technologies

---

DRD3

Different stages and technology levels




# I – Maskless connections

# DRD3

Testing and fast connections: not only to have a cheap way to test objects but also for fast prototyping

Application possible even for temporary connection

(Temporary connections already widely used in testing / characterization)



ATLAS AM chips test setup


Permanent maskless connections (for example ACF/ACP)

Maskless, in house technology for plating/interconnect


Allows for cheap interconnection

Quick turnaround time


- Wafer and device level connection
- Module to flex interconnections



Timepix3 assembly w/ re-worked pad



Timepix3 assembly w/ original ENEPIG



Research goals:

RG 7.1 Yield consolidation for fast interconnections

RG 7.2 Demonstration of in-house process for single dies and pixel interconnections for a range of pitches (down to < 30μm)


RG 7.3 Development of maskless post-processing for classical bump-like interconnection technologies

# I – Maskless connections: status and plans


Recent progress by CERN EP R&D WP 1.3, Geneva Univ., Medipix, LPNHE Paris, FBK, ESRF, Univ. Pisa:

- Plating
  - Systematic optimisation of ENIG processing parameters
    - Uniform plating with  $\sim 10 \mu\text{m} \pm 0.5 \mu\text{m}$  height down to  $50 \mu\text{m}$  pitch
- Hybridisation
  - Proof-of-concept ACF hybrids with Timepix3, SPHIRD, ALTIROC3, TimeSpot
  - Confirmed low resistance of ACF/ACP micro-particle connections using FBK/LPNHE chain devices
- Module integration
  - Adhesion tests and module bonding with ACF, gold studs, nano wires for MALTA2 and test structures
  - Multi-module flex PCB produced; functional demonstrator with chip-to-chip data transfer for 4 MALTA
- Plans for EP R&D phase II (2024-2028) / DRD3
  - Further **exploration** of innovative interconnect + module-integration technologies
  - **Reliability testing** (thermal cycling, irradiations)
  - **Scalability** towards large-area applications, integration of **optical links**

ENIG plating on SPHIRD Si sensor




Chain device for resistance meas.




18  $\mu\text{m}$  ACF – resistance measurement

Nano wires on MALTA2 pads



ACF-bonded 4-chip module



# II - More advanced bumping / bonding interconnections

## Different technological level

This needs today RTO or industry

Vendors busy with upgrade productions


Move part of process to laboratories

Different features from different technologies can address specific complex issues

- small pitch
- process-temperature constraint
- electrical properties (current, C)
- connection flow (wafer-wafer, device-wafer)


## Examples of interconnection technologies provided by IZM

### Fine pitch bumping




- Pitch 100...50µm
- Bump size: 50...25µm
- Material: Solder bumps, pillar bumps with solder cap

### µ-bumping



- Pitch 50...20µm
- Bump size: 25...12µm
- Material: Solder bumps, pillar bumps

### Sub-10µ-pitch




- Pitch 10...2 µm
- Bump size: 6...1µm
- Material: pillar bumps, metal pins

© Fraunhofer IZM




# II - W2W BONDING PROCESS DEVELOPMENT




Recent work at Bonn University in collaboration with IZM

- **WP1: Design development and manufacturing of process qualification wafer, design preparation of functional TIMEPIX3 and DMAPS sensor wafer**
  - 1.1 Definition of technological approach for ultra-thin low-mass hybrid pixel detectors
  - 1.2 Process qualification design including test structures
  - 1.3 Fabrication of process development wafer
  - 1.4 Design and mask preparation for TIMEPIX3 readout electronics and DMAPS active sensor wafer
- **WP2: Wafer bonding and thinning process**
  - Bonding material evaluation and process
- **WP3: Wafer bonding with capacitive coupled IOs and conductive IOs**
- **WP4: Backside wafer process with TSV-etching and backside metallisation process**
- **Next steps:**
  - Processing of daisy chain test layout setup wafer
  - Evaluation of full process chain (bonding, thinning, silicon etching)
  - Electrical conductivity test of daisy chain test structures







# III - 3D and vertical integration

## Via industry

it will profit of commercial drive


## Stack to match digital/analog

many reasons to do so


Could allow complex communication between different connected devices

Allow to contact/power/read a lower layer through an upper one

Multi-tier, mixed-technology



This is at the interface with DRD7: institutes/groups interested?



### Interconnections are essential point of all hybrid sensor-FE technologies


#### Different levels:


- Cheap temporary (for test) or permanent connections
- Fast connections for prototyping: short turn-around
- More advanced - partially in-house - process to address specific constraints (small pitch, temperature)
- Complex interconnection process via RTOs/industries

For monolithic technologies, interconnections are necessary for multi-tier extensions.  
Here, important applications also for module-to-flex interconnections

Strong link with electronics (DRD7): importance of interface definition

Groups interested in the above activities should work proactively to help us to build up the WP4 collaborative projects in view of the June DRD3 Collaboration Meeting






## 3D integration & high density interconnect. (5)

Please describe the topics you (and/or your group) would like to participate in?

- Integration of single photon sensor and readout chip (*UniBarcelona*)
- Characterisation of 3D stacks, with focus on irradiation studies (*CERN*)
- Power consumption, heat, combine analogue, digital and photonic functions (*CERN*,

Test and characterization

Developments of TSV, TGV, RDL and 3D ICs



- Edgeless IC design (*FNAL, KIT*)
- High-density integration sensor, electronic & photonic ICs (*KIT, DESY*)
- 3D integration of silicon photonics and Electronic IC using TGV and TSV (*CERN, KIT*)
- Development of detector modules concepts for 3D stacked MAPS with redistribution layers (*CERN*)
- Design and prototyping of chip/sensor/interconnect assemblies focusing on low mass, powering, heat dissipation, signal integrity, and electromagnetic compatibility (EMC) (*ITTAINOVA*)
- 3D Tools for LVS and DRC; partitioning of functions across layer stack (*FNAL*)