MPGD Electronics From R&D to ATLAS NSW

George Iakovidis

2nd DRD1 Collaboration Meeting & Topical Workshop on Electronics for Gaseous Detectors *June 19, 2024*

Intro

- The VMM Frontend
- The NSW and evolution of VMM
- Architecture and issues along the way
- Implementation in SRS, applications
- Production
- Remarks

Mixed-signal

- M2-phase readout with external ADC **peak** and **timing** information **gneighboring readout**
- **M**sub-hysteresis

discrimination

øfew timing outputs

The VMM frontend!

VMM1 implementation - The ART concept

-
-

-
-

• Custom readout system was developed to address the VMM1 performance and the possibility of Micromegas being in ATLAS Trigger (requirement)

• The Address in Real Time (ART) explored the possibility of getting the strip with the first in time signal as a primitive for trigger

• The performance of the architecture was demonstrated which gave a significant reduction in the # of channels used in trigger $(2.1M \rightarrow 33k)$ **• That among other studies allowed the biggest implementation of MPGDs in HEP experiments !**

5 [George Iakovidis 2020 J. Phys.: Conf. Ser. 1498 012051](https://iopscience.iop.org/article/10.1088/1742-6596/1498/1/012051/pdf) George lakovidis IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 69, NO. 4, A

The VMM frontend evolution

Mixed-signal ■2-phase readout with external ADC **peak** and **timing** information **g** neighboring readout **g**sub-hysteresis **discrimination g** few timing outputs

-
-
-
-
- FIFOs, **serialised data with DDR**

LVL0 pipeline and buffering for ATLAS **SEU-tolerant logic**

Revised front-end for high charge and

capacitance (2nF, 50pC, fast recovery)

øSLVS signals

Reset controls

Timing at threshold

Timing ramp optimisation

Ion **tail suppressor** (fast recovery)

ølnt. Pulser range extension

■ ART synchronisation to BC clock

 \overline{a} and the set of \overline{a} *The VMM was designed at BNL in collaboration with IFIN-HH* It is fabricated in the 130nm Global Foundries 8RF-DM *process (former IBM 8RF-DM)*

VMM3a fixed open bugs from VMM3 and introduce some stability fixes on the ADCs and Front-end

VMM1 2011-12 50 mm² 500k FETs (8k/ch.)

Mixed-signal Continuous readout ■Current-output peak detector **Increased** range of **gains Three ADCs** per channel

VMM2 2013-14 115 mm² 5M FETs (80k/ch.)

 $\overline{\mathbf{O}}$ and $\overline{\mathbf{I}}$ g Serialised ART with DDR

- a Additional timing modes
- \sim ϵ A timing outpo • three ADCs per channel **64 timing outputs**
- M Additional functions and fixes

VMM3a - Production Version !

~10mW/channel

BGA 400, 1mm

ATLAS NSW VMM3a

VMM Architecture

• The VMM1 FE was **mixed mode**: charge, time measurements with external ADCs, channel address in digital output • VMM2 implemented the **continuous** digital readout logic through three ADCs/channel + **direct digital outputs** but

• VMM3/3a implemented **deep FIFOs (L0)** for **synchronous** operation needed in the LHC environment **maintaining**

-
- **maintained** the analog readout mode
- the analog, continuous and triggered readout modes
	-

• **Maintaining** all the readout abilities **made the VMM a very capable readout ASIC for many applications**

The VMM frontend - issues along the path

 \overrightarrow{c}

VMM3a - Production Version !

- Limited in gain
- Higher dynamic range
- Only analog implementation (limited in rate)
- Fast baseline recovery

- Stuck token in continuous mode
- Locking in several direct outputs
- ASIC must handle ~10pC (sTGC)
- Stability with high innu $\frac{1}{2}$ capachance • Stability with high input capacitance
- Peak detector issues
- BCID instabilities
- High dispersion of DACs
- $\overline{ }$ l ogic $\frac{1}{2}$ • Logic conflicts (direct outputs and high resolution ADCs)
- Test pulse slow and not wide enough
- High baselines
- Time logic
- SEU logic
- Power distribution issues
- Major ADC accumulation, missing codes
- Major redesign of the frontend - no bipolar shape
- ADC reset needed

 \overrightarrow{c}

• Threshold bit error

- Residual accumulation in ADCs
- MO sensitive
- High baseline residual issue
- Trimming DAC non uniform
- Reset logic startup reset
- Positive charge handling
- Timing logic
- 4x FIFO issue
- Locking issue at 25ns
- Locking at direct outputs
- Input currents not sufficient
- Need larger ESD diodes
- Residual linearity of ADCs **good** for MPGDs
- BLH not stable need bipolar shaping always on (**workaround**)
- 4x FIFO only 1x, **no issue**
- Higher ADC gain in central
- TAC at threshold logic

VMM ADC

ADC Core (per channel)

- **1024 current sources** (similar to a digital thermometer) (**2 step mode**)
- 64 macro-shells (6 upper bits xxxxxx0000), **16 micro-shells** (4 lower bits 000000xxxx)
- **8 bit ADC** is build in the similar way **(5+3)**
- 6 bit ADC is a single stage conversion similar to the 64 macro shells with fast digitisation (50ns)
	- Using **DNL** and **INL** calculated and used to estimate the ENOB Equivalent number of bits \sim 7.5 (noise free) for the 10-bit ADC
	- **• Performance was considered enough for gaseous detectors (schedule constrains as well) - moved to production**

英創 医海绵

16x micro-cells

micr

6x

Brookhaven
National Laboratory

cells

1x micro-cell

Iin

if you can find an ADC IP which has good performance…buy it !

National Laboratory

timewalk [ns]

Figure 4: Cluster rate normalised to the active area of the benchmark PCB-3 as a function to the intensity of the GIF++ source, where Gamma Intensity 1 corresponds to no GIF++ source attenuation, when the source is not attenuated by any filter. The two lines show the different settings of the *slh* parameter [13] of the VMM electronics, corresponding to a higher $(slh = 1)$ or lower $(slh = 0)$ bias current at the input of the electronic channels.

Performance highlights

The game of shaper

V. D'Amico et al - To be submitted [George Iakovidis IEEE TRANSACTIONS ON NUCLEAR](https://ieeexplore.ieee.org/document/9724214) [SCIENCE, VOL. 69, NO. 4, APRIL 2022](https://ieeexplore.ieee.org/document/9724214)

Authors

Theo Alexopoulos, Gianluigi de Geronimo , George Iakovidis, Venetios Polychronakos

The VMM Shaper

The VMM "semi-Gaussian" shaper responds to an event with an analog pulse, the peak amplitude of which is proportional to the event charge. The time needed to return to baseline after the peak, depends on the time constants and the configuration of poles. The VMM facilitates a 3rd order c-shaper with the combination of one real and two conjugate poles. The transfer function $T(s)$ for such shaper is given by the following expression:

$$
T(s) = \frac{1}{(s+p_1)\prod_{i=2}^{(n+1)/2} \left[(s+r_i)^2 + c_i^2 \right]} = \frac{1}{(s+p_1)\left[(s+r_2)^2 + c_2^2 \right]}, \quad n=3
$$

where *n* is the order of the shaper, and r_i , c_i are the real and imaging parts. The roots are:

$$
(s + r_2)^2 + c_2^2 = 0 \Rightarrow s + r_2 = \pm jc_2 \Rightarrow s = -r_2 \pm jc_2
$$

so the transfer function can be written with the simple fractions like

$$
T(s) = \frac{K_1}{(s+p_1)} + \frac{K_2}{(s+r_2-jc_2)} + \frac{K_3}{(s+r_2+jc_2)}
$$
(1)

where one real pole, pole_{\emptyset} = $-p_1$ and the two complex poles, pole₁ = $-r_2+jc_2$ and pole₂ = $-r_2-jc_2 = p_1^*$, $\Re \text{pole}_1 = -r_2$, $\Im \text{pole}_1 = c_2$. The coefficients K_i are :

If someone defines the normalized: $\overline{H}(f) = H(f)/\tau$ which allows in our calculations, to take into account Through the normalization, the VMM shaper constants are :

$$
K_{1} = \frac{1}{(s+r_{2}-jc_{2})(s+r_{2}+jc_{2})}\Big|_{s=-p_{1}}
$$

\n
$$
= \frac{1}{(-p_{1}+r_{2}-jc_{2})(-p_{1}+r_{2}+jc_{2})} = \frac{1}{(r_{2}-p_{1})^{2}+c_{2}^{2}}, \in \mathbb{R}
$$

\n
$$
K_{2} = \frac{1}{(s+p_{1})(s+r_{2}+jc_{2})}\Big|_{s=-r_{2}+jc_{2}}
$$

\n
$$
= \frac{1}{(-r_{2}-jc_{2}+p_{1})(-r_{2}+jc_{2}+jc_{2}+jc_{2})}
$$

\n
$$
= \frac{1}{2jc_{2}(p_{1}-r_{2}+jc_{2})} = |K_{2}|e^{j\phi}, \quad \phi = \angle K_{2}, \in \mathbb{C}
$$

\n
$$
K_{3} = \frac{1}{(s+p_{1})(s+r_{2}-jc_{2})}\Big|_{s=-r_{2}-jc_{2}}
$$

\n
$$
= \frac{1}{(-r_{2}-jc_{2}+p_{1})(-r_{2}+jc_{2}+jc_{2}+jc_{2})}
$$

\n
$$
= \frac{1}{-2jc_{2}(p_{1}-r_{2}-jc_{2})} = K_{2}^{*}, \in \mathbb{C}
$$

From Eq. (2) the Eq. (1) will be:

(2)

$$
T(s) = \frac{K_1}{(s+p_1)} + \frac{K_2}{(s+r_2-jc_2)} + \frac{K_2^*}{(s+r_2+jc_2)}
$$
(3)

Brookhaven⁻ **National Laboratory**

calculated as the inverse Laplace transform $T(s) \xleftrightarrow{c^{-1}} f(t)$:

- $f(t) = K_1 e^{-p_1 t} + K_2 e^{(-r_2 + j c_2) t} +$ $= K_1 e^{-p_1 t} + e^{-r_2 t} \left[K_2 e^{j c_2 t} + K_2^* \right]$
	- $= K_1 e^{-p_1 t} + 2e^{-r_2 t} 2\Re\left(K_2 e^{jc_2 t}\right)$
	- $= K_1 e^{-p_1 t} + 2|K_2|e^{-r_2 t} \cos(\theta)$

$$
=K_1 e^{\text{pole}_{\emptyset}t} + 2|K_2|e^{\text{pipole}_1t}.
$$

1

$$
K_2^* e^{(-r_2 - j c_2)t}
$$

\n
$$
K_2^* e^{-j c_2 t}
$$

\n
$$
K_2^* e^{-j c_2 t}
$$

\n
$$
K_2^* e^{-p_1 t} + e^{-r_2 t} 2 \Re \left(|K_2| e^{j \phi} e^{j c_2 t} \right)
$$

\n
$$
c_2 t + \phi
$$
, where $\phi = \angle K_2$

 $\cos (\text{Spole}_1 t + \angle K_2)$

where

$$
|K_2| = \frac{1}{2c_2\sqrt{(p_1 - r_2)}}
$$

$$
K_1 = \frac{1}{\sqrt{p_1 - p_2}}
$$

$$
\frac{2}{2+c_2^2} \quad \stackrel{(2)}{\Longrightarrow} 4c_2^2 |K_2|^2 = K_1
$$

 α

 $(\text{pole}_{\emptyset} - \Re \text{pole}_{1})^{2} + \Im \text{pole}_{1}^{2}$

the proportionality of $H(f)$ to τ (so that the integral, a measure of the amplitude, is independent of τ).

$$
0.792-0
$$

 $K_1 e^{-t \text{pole}_{\emptyset}} + 2|K_2|e^{-t \Re \text{pole}_1} \cos(-t \Im \text{pole}_1 + \angle K_2)$

$$
\alpha = 10^{-8}
$$

\n
$$
pole_{\emptyset} = \frac{1.263}{\alpha}
$$

\n
$$
pole_1 = (1.149 - j0.789) \frac{1}{\alpha}
$$

\n
$$
K_1 = 1.584
$$

\n
$$
K_2 = -0.792 - 0.115j
$$

$$
K_2 = -0
$$

$$
t_{peak} = 1.5\alpha
$$

and the final function can be written in a computational form:

$$
f(t) = \alpha^3 |\text{pole}_{\emptyset}| (|\text{pole}_1|)^2 [K_1 e^{-t \text{pole}}
$$

NSW Electronics TABLE 6: THE NUMBER OF THE VARIOUS BOARDS AND THE VARIOUS BOARDS AND THE VARIOUS BOARDS AND THE N

- ADDC 512 512 Challenge of this Project **More than 2.4 million** channels total (2.1M for MM L1DDC 512 512 Micromegas and 300k for sTGC) (full MS of ATLAS ~1.6M channels)
- sTGC L1DDC 512 **Operate with both charge polarities**
- Rim-L1DDC 32 **32** Sensing element **capacitance** 50-200pF (sTGC Pad up to 3nF)
- Pad Trigger $\frac{32}{256}$ Charge measurements up to **2pC @ < 1fC RMS**(6pC for sTGC pads)
	- Time measurements ~ 200ns @ **< 1ns RMS**
	- **Multiple Trigger** primitives, complex **logic**
- **Direct clock 2 2 MTX 60 MTx 512 Constrained Burger 512 Constrains 19 MTx 612 Constraining Digitisation, deep FIFOs, Low power, programmable**
- **• Space requirements on the detector • Space requirements on the detector**
	- Radiation tolerant

¹³³⁰ Table 6 itemizes the counts of NSW boards and ASICs.

Trigger 16 2 sectors each

Front-end Electronics Requirements

SRS implementation

2 Integration of the VMM3a into the SRS

 ϵ output data from the trigger level. The output data from the VMM3a4 ϵ <u>[D. Pfeiffer et al., NIM A 1031 \(2022\) 166548](https://doi.org/10.1016/j.nima.2022.166548)</u> 12 m. Lupberger et al., NIM A 903 (2018) 91-98. [L. Scharenberg et al., JINST 17 \(2022\) C12014.](https://doi.org/10.1088/1748-0221/17/12/C12014) <u>m. Luppenger et al., mini A 900 (ZUT</u> in a few channels or \mathcal{N} Ms scales system pays the system pays of the system pays o $\frac{1}{\sqrt{2}}$ absolute maximum of $\frac{1}{\sqrt{2}}$ <u>and 64 channels, a VMM ASIC can produce 9.7 Gbit/s of data</u>. By design, a very design,

- SRS developments towards a VMM FE implementation started 2014
	- VMM2 was the first version to be integrated
- Since VMM2 is an integrated FE ASIC it can provide digital output directly
	- Implied an FPGA on the FE for the readout and control of the VMM
	- Implied a digital adapter card as well
- A lot of progress was made since then implementing the VMM3/3a ASICs
- Power distribution changed as well, VMM is demanding on power and sensitive to noise !

Results from SRS developments

<u>D. Pfeiffer et al., NIMA 1031 (2022) 166548</u> analysis, Indian Luis et al., Inner et a

Fig. 16. Image of a pen containing 17×10^6 clusters. The full data set contains 50×10^6 clusters, that have been recorded in 30 seconds.

Fig. 17. Image of a dead mammal. The data set for this image contains 277×10^6 clusters, that have been recorded in 180 seconds.

 (h) Frames of the rot σ , in the set of the set of the set of the effect of the effect

D. Pfeiffer, L. Scharenberg, P. Schwäbig et al. Nuclear Inst. and Methods in Physics Research, A 1031 (2022) 166548

Figure 3. Measurement of the differential time resolution of the VMM3a (left). Illustration of the saturation of the maximum readout rate for different token clocks [4, 13] (right). The dashed line (right) indicates the theoretical maximum of the receivable hit rate. Conceptual maximum of the receivable interact.

conceptualization, 277×10^6

50

Figure 4. Measured X-ray interaction rate [4] (left). Time and spatial resolution (right) of a COMPASS-like triple-GEM detector (threshold of 1.5 fC per readout channel). This measurement was performed with the RD51 VMM3a/SRS beam telescope at the CERN SPS using 80 GeV/c muons. t may be considered as potential competing interests: t riguit F. Measured A-lay interaction rate [F] (ieit). This and spatial resolution (right) or a CON
triple GEM detector (threshold of 1.5 fC per readout channel). This measurement was perform **gure 4.** Measured A-ray interaction rate [4] (lert). This and spatial is ple-GEM detector (threshold of 1.5 fC per readout channel). This m

3.2001 T_{max} studies to the total passing, the anode strips of the detector were reading, the detector were reading to the detector were resolution. This was completed in 1,000 to 12 \bm{n} or soon creates was completed in $\bm{\tau}$ sec \bm{v} system described in this article. In the TB of last weeks⁴with NSW MMs, one run of 300k events was completed in 4 sec

Brookhaven[.]

National Laboratory

- of the ASICs
- function of threshold !
- element was the implementation of DCDC
-

NSW Integration The importance of Power supplies

- During integration a major noise issue was observed in the NSW electronics
- After almost 1.5y the issue was attributed to high noise (ripple) and non symmetric power lines on the power supply
- Increased filtering and grounding mitigated the issue
	- The issue though was not solved but patched !

Adding filtering

Production

- The **VMM** is **produced** in a 8" **wafer** with 2 copies of the chip in a reticle, **total 113 chips / wafer**
	- During the production we faced several issues due to GF processing affecting the yield
	- Many iterations with experts from Global Foundries to improve the yield and understand the issue
- Investigation concluded (HPT process maintained throughout the production for high density metal layers)
- ATLAS has already produced and packaged **73k** VMMs (incl. prototyping)
- Many testing protocols have been produced for testing the devices
- Direct wafer probing was developed to allow initial screening of the production batch
- Half of the production was tested by manual operators (lengthy process)
- Due to constrains in time, we developed automated testing (30sec/device) which accelerated dramatically the process
- Throughout the process, 70% yield was achieved, 30% mainly due to ESD damage on input transistor or baseline stabilizing circuit

Remarks

• The **VMM frontend took almost 8y of developments**, was a **difficult and expensive path** with

- many issues along the line
	- But **successful**! **NSW operates in ATLAS for the last 3 years**
	- **Many other applications** followed after NSW
- The **SRS implementation** allowed an even high number of applications
	- **VMM is fully flexible** and capable of high rates, can match many many requirements due to its highly configurable parameters
	-
	- Foundry plays a big role in the production and even prototyping, field is evolving!
	- analog design skills
		- Implementation of **highly complex electronics becomes more and more difficult**
- costed NSW almost 2y and continues to cost due to failures !

• **R&Ds should follow the big experiments**, any integrated ASIC development is expensive ! • **Community** lacks software and firmware developers as well as electronics engineers with

• Technology is evolving \rightarrow Power distribution is a key element for low noise electronics, it

• Since the VMM2, we have experience major channel (initial NUP4114 issue). Moving to 130nm technology made the requirements on input protection higher. Current protection scheme based on the SP3004 seems inadequate to protect the

• A VMM board (MMFE1) with Panasonic connector and a VMM socket was developed to perform systematic tests. On top a Panasonic based connector daughter-board was built to test different protection schemes and different footprints.

• 220 pF capacitor emulates typical MM strip capacitance, a channel like this survived repeated discharges while without

- VMM front ends
- A dedicated ESD testing procedure was lunched allowing a systematic test of the VMM input.
-
- protection is dead after a single discharge. Then survived zapping overnight (>30,000 discharges)

Input protection

Packaging issue

- Why ?: The package bend when CTE (Coefficient of Temperature Expansion) of the substrate is larger compared to the silicon or the mold compound.
- At the die attach cure temperature the substrate is then flat and stress free connected to the silicon die.
- The warpage is then worse at the temperature farthest away from the attach cure temperature i.e. room temperature.
- The reflow temperature will be higher than the die attach cure and post mold cure temperature, so the warpage I expect to be significantly smaller (and in the opposite direction) compared to room temperature.
- **IMEC/ASE though acknowledged the issue and proposed to increase the mold thickness to 0.65 from 0.53**

Board developments

VMM implementation in NSW

