Contribution to SRSe design - the eFEC module

Curro Toledo Universitat Politècnica de València jtoledo@eln.upv.es

UPV group – recent activities


UPV group activities

ASICs or discrete, analog, binary or digital readout front-ends

- o 25+ years designing FE, readout and DAQ for HEP, nuclear and medical physics
- o Former RD51 members: co-designed SRS classic (FEC module) with CERN and IFIN-HH
- o Currently designing electronics for the NEXT Collabration and Hyper-Kamiokande

CERN RD-51 SCALABLE READOUT SYSTEM (SRS) IN THE NEXT-DEMO DETECTOR






UPV group activities

Adopted SRS ATCA for former NEXT-WHITE and current

NEXT-100 detectors








UPV group activities

O Hyper-Kamiokande: currently developing the DPB module in the FE box, inner detector.

- Based on SoM
- Zynq Ultascale+ SoC
- Petalinux
- DDR4 buffer (data flow)
- Several GbE I/O
- Redunancy&High reliability




UPV plans for the coming 1-2 years


UPV group plans

- Currently looking for a new readout&DAQ electronics and SW for coming NEXT-HD/BOLD
 - O(10⁵) channels, developing a readout ASIC
 - o In-detector low-background readout and channel reduction
 - External DAQ
 - Need to find a suitable DAQ SW!!!


Currently interested in DRD1 for co-developing eFEC module, using our expertise in SoM

Continue Hyper-Kamiokande support (development, production, installation)






eFEC conceptual view



- o Already started prototyping eFEC: purchased 2x PE3 board + SoM with -9EG SoC
 - SOM: Enclustra ME-XU1-9EG-1E-D11E-G1 (10% reduction in the price list for SRSe project)
 - O Base board: Enclustra Mercury+ PE3 board
 - 1 kit in Valencia + 1 kit available for CERN



Enclustra ME-XU1-9EG-1E-D11E-G1-R4.2



12x MGTs PL side


2x GbE PHY PS side


4x additional PS MGTs (SGMII)

2x USB 3.0

2GB DDR4 (up to 8 GB)

eMMC + QSPI boot memory





eFEC prototyping – this month's activities

- Already preparing a first boot and network exercise
- Need to find ASAP throughput limitations in both PS and PL
- Speedgrade -1 SoC reaches ca. 6 Gb/s

Resources in Valencia

- 2x development kits
- 1-year engineer contract (could be extended)
- 1x MSc.Eng. thesis student
- Expertise in development with SoM (HW&SW)

eFEC prototyping – Who does what?

UPV Valencia Group

- Prototyping on Enclustra baseboard: 1x Engineer
- Contribution to co-develop schematics: 1x Student
- O Contribution to board layout: need additional help/funding from DRD1 groups

Other groups are required to

- Co-develop on the Enclustra baseboard
- Contribute to board layout effort/funding
- SW&FW development for final application
- Those interested, please reach H. Müller

Thanks for your attention!