

Progress on Timing Electronics for the T-SDHCAL


Weihao Wu

Shanghai Jiao Tong University

On behalf of Calice Group WP7B Meeting, 2024 6/17











Performance evaluation test



Summary & future plan



Semi-Digital Hadronic CALorimeter

One of the high granularity PFA (Particle Flow Algorithm) calorimeters

Connect first hits and then their clusters using distance and orientation information.


The energy information helps to optimize the connections of hits belongs to the same shower.

A SDHCAL prototype built based on Glass RPC

Semi-digital readout: three different thresholds

SDHCAL prototype at testbeam in 2015









Timing-SDHCAL

- Timing information can be very helpful to separate close-by showers and reduce the confusion for a better PFA application.
- Add some mRPC layers in the SDHCAL Fast timing detectors (<100 ps)
- Front-End Electronics for mRPC readout High resolution timing measurement (<100 ps) High-granularity => large channel density Low power consumption
- The HARDROC ASIC doesn't support high timing measurement.




I:J {eventNumber==14&&time>6.7&&time<7.7}

I:J {eventNumber==14&&time>6.7&&time<6.8} 0.8 52 -0.6 0.5 50 54

Example: Pi-(20 GeV), K-(10 GeV) separated by 15 cm




PETIROC ASIC from Weeroc





Timing measurement @ PETIROC2A





Front-end electronics board

A small FEB prototype

12 layer structure

Laser-drilled via-in-pad

Buried vias


2nd-version of FEB has been designed and fabricated


2 Petirocs on-board

Power rails designed on board

64-channel input pads

Crosstalk issue in injection tests has been fixed





FEB v1

TOP

GND1

SIG1

SIG2

GND2

VDDA

VDDD

GND3

SIG3

SIG4

10

11

12

13 14 15

16

17

18

19

COPPER FR-4

COPPER FB-4

COPPER FB-4

COPPER FB-4

COPPER

FB-4

COPPER

FB-4

COPPER FB-4

COPPER

FB-4

COPPER

FB-4

COPPER FR-4


COPPER FR-4

COPPER

FEB v2



FPGA system



Hardware is based on ZCU102 evaluation board with Zynq UltraScale+ SoC

LWIP data transmission based on processing system (PS)

Other logic cores in programmable logic (PL) for configuration and data transmission



GUI software

Main settings EK/PP Calibration Slow Control Data Fransmission Data Ta Send Beer Text Send F64Bbit Print B64Bbit Print B64Bbit Save Canfig File Name: reg_05_17.txt Message 3601830018330183301833018301830018300183	130		
Data To Send Dear Text Send Text Send 648bit Print 648bit Save Config File Name: reg_05_17.txt Message 3001833018330183018301830183018301830183	SDHCAL Software		- 0 X
Dear Text Send Text Send 648bit Print 648bit Save Config File Name: reg_05_17.txt Message 3601830018330183001830018300183001830018	Main settings El	V/PP Calibration Slow Control Data Transmission	
Send Text Send 648bit Print 648bit Save Config File Name: reg_05_17.txt Message 360183001833018330183018360183018301830183018301830183018301830183			
Message 360183001833018360183601836018360183101833018310183301831018330183101830183	LIBBI IEXL		
Message 360183001833018360183601836018360183101833018310183301831018330183101830183			
Message c6ct35e71bf0719 UDP receive: 0003e0d9 122108940008fc7701836018360183701832018320183201835018360183018301830183018301830183018301830183		Send Text Send 648bit Print 648bit Save Config File Name: reg_05_17.txt	
0003e0d9 122108940008fc7701836018370183201835018350183501835018370183201835018370183201833018301837018320183301830183018301830183018301830183018		c6cf35e71bf0719	719c6719
 HexReceive Beol 18ac 064 ac 2b 00183 10183 20183 00183 0183 0183 0183 0183 00183 0183		0003e0d9	01837018
BANGEBIVE 3601833018330183301833018330183101830183			
End Save Clear All Matlab Localhost IP 192.168.1.100 Local Port 5001 Target IP 192.168.1.10 State: O UDP Client		36018300183301833018360183601831018330183101833018310183301831b1ac6b1ac6b1ac6b1ac6b1ac6b1ac6b1ac6b1ac	
Localhost IP 192.168.1.100 LODP connected! Cut Head: 10 Cut Tail: 30 Local Port 5001 Lick to disconnect Lick to disconnect Lick to disconnect Target IP 192.168.1.10 State: UDP Client Mutomatically Configure		Fod Save Close All Notlob Data File Route: D:/SDHCAL/data.txt	
Local Port 5001 Target IP 192.168.1.10 Local Port 192.168.1.10 Local Port 5001 Local Port 192.168.1.10 Local Port 5001 Local Port 192.168.1.10 Local		Cut Head: 10 Cut Tail: 30	
Local Port 5001 Target IP 192.168.1.10 State: UDP Client	Localhost IP		
	Local Port		1 1 1 41
Target Port 62510 Python and Qt5	Target IP	192.168.1.10 State: O UDP Client	are developed with
	Target Port	62510 Pytho:	n and Qt5

Generating 648-bit configuration data flow and send through Ethernet

Receive and decode data from FEB

Tune the threshold of each channel to enhance the uniformity

Calibration

The threshold of each channel can be dispersive

S-curve test based on the preamplifier baseline

Tune the threshold for each channel through a local 6-bit DAC

The RMS of 50% trigger rate threshold reduces from 25.3 DAC to 4.56 DAC

0 260

280

300

320

340

time threshold


360

380

400

420

440






Injection test for timing evaluation


Single channel injection


Inject periodic signal into one channel, measure the time differences of every neighbor hits


Coincident signal injection

Inject identical signals into two ASICs, measure the time differences of the identical hits between two ASICs












Tests with mRPC (ongoing)





Use copper strips and oscilloscope to read out mRPC signals.

The mRPC signals is quite noisy.

We're still debugging on this.










Large-sized prototype (ongoing)

Design two boards, which are connected together by tiny connectors.


The length of each PCB board should be <75cm, limited by the PCB technology Each PCB board has 12 Petirocs (384 channels).

The size is about 32 cm * 48 cm. So that 3 pairs of these boards can cover 1 m^2





Timeline of the prototype



Summary

Timing information can help event build in SDHCAL.

The timing electronics are designed based on Weeroc Petiroc ASIC.

A small prototype of electronics has been developed.

The front-end board has two Petirocs.

The DAQ system based on Zynq FPGA has been developed.

A GUI software has been developed.

The performance evaluation tests validate the electronics system.

The commissioning test with mRPC is ongoing.

A larger size prototype is been developed.





Thanks

