

Antonin MAIRE Wednesday, 09 Oct. 2024 – ALICE Upgrade Week 2024-10

https://indico.cern.ch/event/1415726/

## Sensor developments for Outer Tracker



DOI:10.5281/zenodo.13894032

Presentation, thanks to Jérôme Baudot, Andrei Dorokhov, Jean Soudier, Frédéric Morel





A. Analog part, charge collection (pixel grouping)B. Numeric part, readout (asynchronous strategy)C. Prospects and project organisation

Based essentially on A. Dorokhov presentation IT/OT/FCT meeting 29 Aug https://indico.cern.ch/event/1449476/

Antonin MAIRE (IPHC) / ALICE Upgr. Week 2024-10

### **I.**1 – Charge collection : a 65nm apparent paradox

OT spatial resolution  $\approx 10 \, \mu m$  $\rightarrow$  Spontaneously, calls for a pixel pitch  $O[10x\sqrt{12} = 35 \,\mu\text{m}]$ 





DPTS, arXiv:2212.08621, Figs. 16+17

## **I.**2 – Charge collection : to circumvent the large-pitch issue

<u>A.</u> Technology workout:

different doping modifications in order to focus electric field, increasing bias, ...

- <u>**B.</u>** Matrix geometry: honeycomb structures instead of squared ones (layout becoming not trivial...)</u>
- <u>C.</u> Combination of several smaller pixels into a larger one

Options A and B face <u>some limits</u> for improvement: Likely not enough to achieve reliable collection for the required pitch...

 $\rightarrow$  explore also <u>option C</u>

# **I.**<sub>3</sub> – Charge collection : pixel grouping

Where to group in the matrix ?

• in digital part ?

i.e. few small pixels with their *individual* Front-End (FE) circuits, but digitally read as *one*  $\rightarrow$  save some bandwidth

Pb: analogue FE consumption  $\neq$  changed, no hope of power saving thanks to grouping

• in analogue part ?

A. "Naïvely" connect together several charge collecting nodes:

power density reduced by number of connected nodes (1/n, i.e. ≈½ in practice)
Pb: Signal/Noise quick degradation with n, due to input capacitance increase (limited number of nodes ~2),



**B.** To reduce S/N degradation, use a <u>2-stage front-end</u>: FE<sub>1</sub> and FE<sub>2</sub>  $\rightarrow$  Pre-amplify signals with FE<sub>1</sub> and sum up potentially more nodes (*n=4*), the pixel power becomes sum of [*n*.FE<sub>1</sub> + FE<sub>2</sub>], so if consumption of FE  $\approx$  FE<sub>1</sub> + FE<sub>2</sub>, we may also gain some fraction of power density: FE<sub>1</sub> + FE<sub>2</sub>/*n* < FE

Specific R&D required:

FE circuit  $\neq$  just combination of FE<sub>1</sub> + FE<sub>2</sub>, both (FE<sub>1</sub> and FE<sub>2</sub>) will <u>differ</u> from FE small prototypes already tested in 180 nm TJ; however, target = 65 nm



### II.1 – Readout architectures : synchronous vs. asynchronous

#### <u>1. Synchronous</u>, based on priority encoder (ex. ALPIDE, MIMOSIS, MOSS, MOSAIX = ITS2, CBM, ITS3 ...)

• G. Aglieri Rinella, *The ALPIDE pixel sensor chip for the upgrade of the ALICE Inner Tracking System* VCI 2016 10.1016/j.nima.2016.05.016

• F. Morel, *The MIMOSIS pixel sensor*, TIPP2021 <u>Indico.cern.ch:981823</u>

• P. Vicente Leitao *et al.*, Development of a Stitched Monolithic Pixel Sensor prototype (MOSS chip) towards the ITS3 upgrade TWEPP2022

 $\underline{10.1088/1748-0221/18/01/C01044}.$ 

#### <u>2. Asynchronous</u>, based on Asynchronous Fixed-Priority Tree Arbiter (= SPARC chiplet in ER2)

• W. Uhring *et al*, *Design and Characterization of an Asynchronous Fixed Priority Tree Arbiter for SPAD Array Readout*. Sensors 2021, 21, 3949. https://doi.org/10.3390/s21123949

• J. Soudier, Design of asynchronous ASIC for CMOS pixel sensor readout 18<sup>th</sup> Trento Workshop on Advanced Silicon Radiation Detectors, 2023 Indico.cern.ch:1223972

### **II.**<sub>2</sub> - **Readout arch.** : logic principle, cascading of arbiters

J. Soudier, TREDI23, Indico.cern.ch:1223972



Results from post-layout simulation

Hyp.:

- 1. single double-column layout, in TPSCo 65nm
- 2. for various pitches (18-30  $\mu$ m)
- 3. for various arbiter size (2:1 to 1024:1)
- 4. fed with ITS2 simulated hits bank ( < cluster size >  $\approx$  4 pixels)
- 5. hit rate from 1 to 200  $MHz/cm^2$ , assuming 25-ns collision period

Controller		1 MHz/ci	m²	200 MHz/cm <sup>2</sup>						
size	mean time	99.9% time	digital power	mean time	99.9% time	digital power				
2:1	20 ns	64 ns	$3 \text{ mW/cm}^2$	22 ns	65 ns	9 mW/cm <sup>2</sup>				
512:1	15 ns	63 ns	1 mW/cm <sup>2</sup>	17 ns	> 100 ns	5 mW/cm <sup>2</sup>				

Focus on 24-µm pitch results in this table (*NB: no time-walk simulated so far !*)

-	-	-	-	-	-	-	-	-	-	-	-	-	
0			,				-						
X	5	1			L	ŕ	)						
-		'			•	~							
-	-	-	-		-	-	-		-	-		-	

### II.3 - Readout arch. : asynchronous readout performances

Readout time performance

Hyp.: Matrix stimulated with random hits (with physical shape), at 100 MHz/cm<sup>2</sup> Beware no time-walk simulated here !



ċ	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	•
					~			,		-		-				
					U		1	/		L	4	•				
					ړ	<u> </u>	1			L	L	,				
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1

### **II.**4 - **Readout arch.** : asynchronous readout proposal for OT

#### OT requirements

- Wide range of hit rate 0.1-200 MHz/cm<sup>2</sup> (Exceeds ML/OL needs but match generic R&D)
- Compatible with  $\sigma_t$  = 25-100 ns for timestamping
- $\bullet$  Fits within expected pixel pitch 25-50  $\mu m$
- $\bullet$  Adds only few  $mW/cm^2$
- Design matching digital flow
- To be implemented in TPSCo 65 nm

#### Asynchronous FPA features :

#### **Readout speed**:

- Mean time per pixel around 20 ns at 100 MHz/cm<sup>2</sup>
- 99,9% of pixels read within 100ns
- Rates close to 5.10<sup>9</sup> particles/cm<sup>2</sup>/s, accessible

#### **Power consumption** associated to readout:

- still below 10 mW/cm<sup>2</sup> for 200 MHz/cm<sup>2</sup>
- consumption ≈ simply linear per hit (asynchronous behaviour : lower hit rate ↔ lower power)

#### **Time stamping**:

- Possibility to timestamp hit down to 2 ns, assuming:
  - Fast clock only at periphery
    - (no clock distribution over the matrix)
  - Time-walk correction

c,	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
			-		^			,			/	-				
5							1			L	ŕ	•				
i.			1		~		'			•	~					
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

# III.1 - Proposal for OT : implementation of async. readout

A. <u>Demonstrator</u> = SPARC chiplet (IPHC Strasbourg + IRFU Saclay)

Chiplet planned for TPSCo 65nm in <u>ER2</u> (early 2025) pixel FE : reuse of MOSAIX (provided by ITS3/CERN) Pixel size: 24.1x16.0 µm<sup>2</sup> 4 arbiter-size variants: • 2:1 (bandwidth optimised), • 4:1, • 16:1, • 64:1 (≈ less area consumed)

**<u>B.</u>** Proposal for **<u>OT sensor</u>** = this asynchronous FPA as in-matrix readout

Hypotheses:

- <u>double-column</u> readout strategy
- time stamping, at the end of column only (periphery)
- Sensor size [row = 3.2 cm] x [column =2.5 cm] (~ reticle size)
  - $\rightarrow$  2 column x1024 charge collection pixels of 24-µm pitch i.e. 2048-pixel blocks
  - → 1360 columns = 680 double-columns to cover ~32 mm (full sensor width)
- with grouping of <u>4 pixels</u> at the Front-End i.e. 2048/4 = 512 individual 4-pixel domains to be red out
- Single arbiter, arbiter-size <u>512:1</u>

(alternative : possible cascade N:1 with  $N \neq 512$ , still for double-column readout)



11 / 16

# III.2 - Proposal for OT : loop on power, back of the enveloppe

Jérôme Baudot

Hypothesis : 680 double-columns and 2048 pixels per double-column

- Front-end (analogue + mixed):
  - Without grouping : assumption of 100 nA/pixel  $\rightarrow$  22 mW/cm²
    - (*NB*: 100 nA is conservative assumption / time walk)
  - With grouping: benefit depends on power balance between  $\mathsf{FE}_1\,\&\,\mathsf{FE}_2$ 
    - If  $50/50 \rightarrow 14 \text{ mW/cm}^2$
    - If  $80/20 \rightarrow 19 \text{ mW/cm}^2$
- Read-out:

1 to 5 mW/cm<sup>2</sup>, depending on hit-rate (1 MHz/cm<sup>2</sup> [ML+OT-like] ... to 100 MHz/cm<sup>2</sup> [VD-like])

Conclusion

Range 15 to 25 mW/cm<sup>2</sup> seems reachable, driven by Front-end design

*Note* : these numbers are incomplete, = only for the matrix!  $\rightarrow$  No (DAC, digital logic, output drivers, ...) in there Hopefully, still enough to stay within the specifications ( $\leq$  20-40 mW/cm<sup>2</sup>)

12 / 16

Periphery / End of column will further need :

- Arbiter between columns
- Serializer to output (with trigger logic?)
- Smart daisy-chaining between sensors
- DAC, analogue biasing, slow control

Side constraint :

care to minimize non-sensitive area (*O*[1 mm] width for the periphery)

- $\rightarrow$  To be further discussed (synergies, common conventions with VD...)
- $\rightarrow$  Extra contributions needed to complete the picture

Antonin MAIRE (IPHC) / ALICE U <sub>l</sub>	pgr. Week 2024-10
---	-------------------

# IV.1 – OT sensor project : organisation

#### • Pillar 1 : Front-end

<u>Basis</u> : 180nm experience on staged Front-End IPHC: Andrei Dorokhov + part of another designer

Already under discussion within ALICE : Germany (Heidelberg, ...)

#### • Pillar 2 : Matrix read-out

<u>Basis</u>: SPARC chiplet on asynchronous readout IPHC: new Master student arriving in 2025 + part of 65nm digital team

under discussion within ALICE: Germany

Interest from other French groups under discussion (DRD3/DRD7 / + non-ALICE3 members)

#### • *Pillar 3 to N* : **To be planned**...

- Overall steering of the project
- Design of other components of the sensor : powering, control, periphery & integration...

## IV.2 – OT sensor project: HR context, (ALICE<sub>3</sub> on a HEP map)



### IV.3 – OT sensor project : 1<sup>st</sup> submission of OT prototype, 2026

OT sensor prototype :

Baseline proposal ≈25-μm pitch with binary pixel (few versions of FE with/wo grouping) + asynchronous read-out, O[100 ns] time binning

• 1<sup>st</sup> alternative:

baseline with some digitisation of pixel output (ToT)?

- & aggressive timing (time-walk correction)
- 2<sup>nd</sup> alternative :

baseline front-end with different read-out architectures (synchronous vs asynch.)?

• incl. several splits  $\rightarrow$  **modified process** to optimise tolerance to NIEL fluence

Possible size for prototype:

For pitch  $\approx$  24 µm and one full functional region (for demonstrator only)

 $\approx$  128 columns (*i.e.* enough columns) x 1024 rows (*i.e. already final* column length)  $\sim$  0.3 x 2.4 cm<sup>2</sup>

Consider designing full reticule-size sensor for simulation purpose : Even if 1 sub-region only will be actually submitted → anticipation to full size with simulations, allows for early corrections of possible issues in final sensor (e.g. matrix power-grid, blocs in periphery, ...)

# Appendix

### **II.**2 – **Readout arch.** : performance comparison for 512 pixels

Firing every 512 pixel in 1 column to evaluate bandwidth, as function of controller size

Controller size, Cs = stages of reduction such that  $: 512^{1/Cs} = f$ , with f reduction factor "f to 1" Ex :  $Cs = 3, f = 8 \rightarrow 3$  levels of "8 to 1"  $512 \qquad 1$ 



19 / 16

J. Soudier, TREDI23, Indico.cern.ch:1223972