


# Sensor developments for Outer Tracker



DOI:10.5281/zenodo.13894032

*Presentation, thanks to Jérôme Baudot, Andrei Dorokhov, Jean Soudier, Frédéric Morel*

# Outline

---

- A. Analog part, charge collection (pixel grouping)
- B. Numeric part, readout (asynchronous strategy)
- C. Prospects and project organisation

Based essentially on A. Dorokhov presentation IT/OT/FCT meeting 29 Aug  
<https://indico.cern.ch/event/1449476/>

# I.1 – Charge collection : a 65nm apparent paradox

OT spatial resolution  $\approx 10 \mu\text{m}$

→ Spontaneously, calls for a pixel pitch  $O[10 \times \sqrt{12} = 35 \mu\text{m}]$

ITS3 MOSAIX pitch  $\approx 22 \mu\text{m}$




But : moving to larger pitch (from  $22 \mu\text{m}$  to  $35 \mu\text{m}$ ) is not something obvious and easier, in TPSc0 65 nm (uneasiness, to be “confirmed” with APTS chiplets in ER2: “large” pitch = 25, 30, 35, 40, ...  $50 \mu\text{m}$ )

Ex: DPTS chiplet, 15- $\mu\text{m}$  pitch: decrease of efficiency *after irradiation*

→ the most critical areas ?

= getting away from diode (*corners*)

Increasing the pitch → further efficiency decrease



## I.2 – Charge collection : to circumvent the large-pitch issue

---

- A.** Technology workout:  
different doping modifications in order to focus electric field,  
increasing bias, ...
- B.** Matrix geometry:  
honeycomb structures instead of squared ones  
(layout becoming not trivial...)
- C.** Combination of several smaller pixels into a larger one

Options A and B face some limits for improvement:  
Likely not enough to achieve reliable collection for the required pitch...

→ explore also option C

# I.3 – Charge collection : pixel grouping

Where to group in the matrix ?

- in digital part ?

i.e. few small pixels with their *individual* Front-End (FE) circuits, but digitally read as *one*  
→ save some bandwidth


Pb: analogue FE consumption  $\neq$  changed, no hope of power saving thanks to grouping

- in analogue part ?

**A.** "Naïvely" connect together several charge collecting nodes:

power density reduced by number of connected nodes ( $1/n$ , i.e.  $\approx 1/2$  in practice)

Pb: Signal/Noise quick degradation with  $n$ , due to input capacitance increase (limited number of nodes  $\sim 2$ ),




**B.** To reduce S/N degradation, use a 2-stage front-end: FE<sub>1</sub> and FE<sub>2</sub>

→ Pre-amplify signals with FE<sub>1</sub> and sum up potentially more nodes ( $n=4$ ), the pixel power becomes sum of  $[n \cdot FE_1 + FE_2]$ ,

so if consumption of FE  $\approx FE_1 + FE_2$ ,

we may also gain some fraction of power density:  $FE_1 + FE_2/n < FE$



Specific R&D required:

FE circuit  $\neq$  just combination of FE<sub>1</sub> + FE<sub>2</sub>, both (FE<sub>1</sub> and FE<sub>2</sub>) will differ from FE

small prototypes already tested in 180 nm Tj; however, target = 65 nm

# II.1 – Readout architectures : synchronous vs. asynchronous

---

## 1. Synchronous, based on priority encoder

(ex. ALPIDE, MIMOSIS, MOSS, MOSAIX = ITS2, CBM, ITS3 ...)

- G. Aglieri Rinella, *The ALPIDE pixel sensor chip for the upgrade of the ALICE Inner Tracking System*  
VCI 2016

[10.1016/j.nima.2016.05.016](https://doi.org/10.1016/j.nima.2016.05.016)

- F. Morel, *The MIMOSIS pixel sensor*,  
TIPP2021

[Indico.cern.ch:981823](https://indico.cern.ch/981823)

- P. Vicente Leitao *et al.*, *Development of a Stitched Monolithic Pixel Sensor prototype (MOSS chip) towards the ITS3 upgrade*  
TWEPP2022

[10.1088/1748-0221/18/01/C01044](https://doi.org/10.1088/1748-0221/18/01/C01044).

## 2. Asynchronous, based on Asynchronous Fixed-Priority Tree Arbiter (= SPARC chiplet in ER2)

- W. Uhring *et al.*, *Design and Characterization of an Asynchronous Fixed Priority Tree Arbiter for SPAD Array Readout*.  
*Sensors* 2021, 21, 3949.

<https://doi.org/10.3390/s21123949>

- J. Soudier,


*Design of asynchronous ASIC for CMOS pixel sensor readout*

18<sup>th</sup> Trento Workshop on Advanced Silicon Radiation Detectors, 2023


[Indico.cern.ch:1223972](https://indico.cern.ch/1223972)

# II.2 – Readout arch. : logic principle, cascading of arbiters

J. Soudier, TREDI23, [Indico.cern.ch:1223972](http://Indico.cern.ch:1223972)



## Example 1




## Example 2

Controller size,  $C_s$  = stages of reduction

such that :  $(\text{Nb of pixels})^{1/C_s} = f$ , with  $f$  reduction factor “ $f$  to 1”

Ex : Hyp. :  $N_{\text{pixels}} = 512$ ,  $C_s = 3$ ,  $f = 8$

→ 1 column of 512 pixels readout by 3 levels of “8-to-1” arbiters, i.e. [73 = 64  $L_0$  + 8  $L_1$  + 1  $L_2$  FPA] to be implemented in the tree



## II.3 – Readout arch. : asynchronous readout performances

Results from *post*-layout simulation

Hyp. :

1. single double-column layout, in TPSCo 65nm
2. for various pitches (18-30  $\mu\text{m}$ )
3. for various arbiter size (2:1 to 1024:1)
4. fed with ITS2 simulated hits bank (  $\langle$  cluster size  $\rangle \approx 4$  pixels)
5. hit rate from 1 to 200  $\text{MHz}/\text{cm}^2$ , assuming 25-ns collision period

Controller	1 $\text{MHz}/\text{cm}^2$			200 $\text{MHz}/\text{cm}^2$			
	size	mean time	99.9% time	digital power	mean time	99.9% time	digital power
2:1		20 ns	64 ns	3 $\text{mW}/\text{cm}^2$	22 ns	65 ns	9 $\text{mW}/\text{cm}^2$
512:1		15 ns	63 ns	1 $\text{mW}/\text{cm}^2$	17 ns	> 100 ns	5 $\text{mW}/\text{cm}^2$


Focus on 24- $\mu\text{m}$  pitch results in this table (*NB: no time-walk simulated so far !*)



## II.3 – Readout arch. : asynchronous readout performances

Readout time performance

Hyp. : Matrix stimulated with random hits (with physical shape), at  $100 \text{ MHz/cm}^2$   
Beware *no time-walk simulated here !*



# II.4 – Readout arch. : asynchronous readout proposal for OT

---

## OT requirements

- Wide range of hit rate 0.1-200 MHz/cm<sup>2</sup>  
(Exceeds ML/OL needs but match generic R&D)
- Compatible with  $\sigma_t = 25-100$  ns  
for timestamping
- Fits within expected pixel pitch 25-50  $\mu\text{m}$
- Adds only few mW/cm<sup>2</sup>
- Design matching digital flow
- To be implemented in TPSCo 65 nm

## Asynchronous FPA features :

### **Readout speed:**

- Mean time per pixel around 20 ns at 100 MHz/cm<sup>2</sup>
- 99,9% of pixels read within 100ns
- Rates close to  $5 \cdot 10^9$  particles/cm<sup>2</sup>/s, accessible

### **Power consumption** associated to readout:

- still below 10 mW/cm<sup>2</sup> for 200 MHz/cm<sup>2</sup>
- consumption  $\approx$  simply linear per hit  
(asynchronous behaviour :  
lower hit rate  $\leftrightarrow$  lower power)

### **Time stamping:**

- Possibility to timestamp hit down to 2 ns,  
assuming:
  - Fast clock only at periphery  
(no clock distribution over the matrix)
  - Time-walk correction

# III.1 – Proposal for OT : implementation of async. readout

## A. Demonstrator = SPARC chiplet (IPHC Strasbourg + IRFU Saclay)

Chiplet planned for TPSCo 65nm in ER2 (early 2025)  
pixel FE : reuse of MOSAIX (provided by ITS3/CERN)


Pixel size:  $24.1 \times 16.0 \mu\text{m}^2$

4 arbiter-size variants: • 2:1 (bandwidth optimised), • 4:1, • 16:1, • 64:1 ( $\approx$  less area consumed)

## B. Proposal for OT sensor = this asynchronous FPA as in-matrix readout

Hypotheses:

- double-column readout strategy
- time stamping, at the end of column only (periphery)
- Sensor size [row = 3.2 cm] x [column = 2.5 cm] ( $\approx$  reticle size)
  - 2 column x 1024 charge collection pixels of 24- $\mu\text{m}$  pitch  
i.e. 2048-pixel blocks
  - 1360 columns = 680 double-columns to cover  $\sim$ 32 mm  
(full sensor width)
- with grouping of 4 pixels at the Front-End  
i.e.  $2048/4 = 512$  individual 4-pixel domains to be read out
- Single arbiter, arbiter-size 512:1  
(alternative : possible cascade  $N:1$  with  $N \neq 512$ , still for double-column readout)



# III.2 – Proposal for OT : loop on power, back of the envelope

---

*Jérôme Baudot*

Hypothesis : 680 double-columns and 2048 pixels per double-column

- Front-end (analogue + mixed):

- Without grouping : assumption of 100 nA/pixel  $\rightarrow$  22 mW/cm<sup>2</sup>  
(NB: 100 nA is conservative assumption / time walk)
- With grouping: benefit depends on power balance between FE<sub>1</sub> & FE<sub>2</sub>
  - If 50/50  $\rightarrow$  14 mW/cm<sup>2</sup>
  - If 80/20  $\rightarrow$  19 mW/cm<sup>2</sup>

- Read-out:

1 to 5 mW/cm<sup>2</sup>, depending on hit-rate (1 MHz/cm<sup>2</sup> [ML+OT-like] ... to 100 MHz/cm<sup>2</sup> [VD-like])

## Conclusion

Range **15 to 25 mW/cm<sup>2</sup>** seems reachable, driven by Front-end design

*Note* : these numbers are incomplete, = only for the matrix!

$\rightarrow$  No (DAC, digital logic, output drivers, ...) in there

Hopefully, still enough to stay within the specifications ( $\leq$  20-40 mW/cm<sup>2</sup>)

# III.3 – Proposal for OT : sensor ingredients missing

---

Periphery / End of column will further need :

- Arbiter between columns
- Serializer to output (with trigger logic?)
- Smart daisy-chaining between sensors
- DAC, analogue biasing, slow control

Side constraint :

care to minimize non-sensitive area ( $O[1 \text{ mm}]$  width for the periphery)

- To be further discussed (synergies, common conventions with VD...)
- Extra contributions needed to complete the picture

# IV.1 – OT sensor project : organisation

---

- *Pillar 1* : **Front-end**

Basis : 180nm experience on staged Front-End

IPHC: Andrei Dorokhov + part of another designer

Already under discussion within ALICE : Germany (Heidelberg, ...)

- *Pillar 2* : **Matrix read-out**

Basis: SPARC chiplet on asynchronous readout

IPHC: new Master student arriving in 2025 + part of 65nm digital team

under discussion within ALICE: Germany


Interest from other French groups under discussion (DRD3/DRD7 / + non-ALICE3 members)

- *Pillar 3 to N* : **To be planned...**

- Overall steering of the project

- Design of other components of the sensor : powering, control, periphery & integration...

# IV.2 – OT sensor project: HR context, (ALICE<sub>3</sub> on a HEP map)



ECFA European Committee for Future Accelerators  
[ecfa.web.cern.ch](https://ecfa.web.cern.ch)

→ ECFA Roadmap = FCCee, a strong priority

...

→ ECFA Detector Panel  
DRD Panels, Detector R&D  
[indico.cern.ch/category/6805](https://indico.cern.ch/category/6805)

DRD1 Development of Gaseous Detectors	
DRD2 Liquid Detectors	
• DRD3 Solid State Detectors	<b>DRD3.1 = MAPS</b>
DRD4 Photon Detectors and Particle ID	
DRD5 Quantum and Emerging Technologies	
DRD6 Calorimetry	
• DRD7 Electronic Systems	<b>DRD7.6a = access to technologies</b>

DRD3 *Collaboration* week (17-21 June 24)  
117 contributions  
[indico.cern.ch:1402825](https://indico.cern.ch:1402825)

# IV.3 – OT sensor project : 1<sup>st</sup> submission of OT prototype, 2026

---

OT sensor prototype :

Baseline proposal  $\approx 25\text{-}\mu\text{m}$  pitch with **binary** pixel (few versions of FE with/wo **grouping** )  
+ **asynchronous** read-out,  $O[100\text{ ns}]$  time binning

- 1<sup>st</sup> alternative:  
baseline with some digitisation of pixel output (ToT) ?  
& aggressive timing (time-walk correction)
- 2<sup>nd</sup> alternative :  
baseline front-end with different read-out architectures (synchronous **vs** asynch.) ?
- incl. several splits  $\rightarrow$  **modified process** to optimise tolerance to NIEL fluence

Possible size for prototype:

For pitch  $\approx 24\ \mu\text{m}$  and one full functional region (for demonstrator only)

$\approx 128$  columns (*i.e.* enough columns) x  $1024$  rows (*i.e.* *already final* column length)  $\sim$  **0.3 x 2.4 cm<sup>2</sup>**

Consider designing full reticule-size sensor for simulation purpose :

Even if 1 sub-region only will be actually submitted  $\rightarrow$  anticipation to full size with simulations,  
allows for early corrections of possible issues in final sensor  
(e.g. matrix power-grid, blocs in periphery, ...)




# *Appendix*


# II.2 – Readout arch. : performance comparison for 512 pixels

Firing every 512 pixel in 1 column to evaluate bandwidth, as function of controller size

Controller size,  $C_s$  = stages of reduction such that :  $512^{1/C_s} = f$ , with  $f$  reduction factor “ $f$  to 1”  
 Ex :  $C_s = 3, f = 8 \rightarrow 3$  levels of “8 to 1”



Time to read all pixels [ $\mu$ s]



Number of pixels read in 100 ns

