Silicon Zoology

Daniel Hynds



Outline

- Electronic structure of solids
- Semiconductor junctions
- Transistor anatomy
- Detector anatomy
- Signal formation
- Charge carrier generation
- Radiation damage

- Semiconductor fabrication
- Silicon pixel detectors
- Non-silicon pixel detectors



When I was a young boy and I didn't understand how something worked, I just made stuff up in my head.













As I got older, I started to learn that science could explain how most things worked.

However, when there were holes in my knowledge, my mind still just filled in the gaps.













Silicon...





Silicon... zoology?





Semiconductors

Discrete energy levels

Electrons within an atom sit in discrete energy levels

Each of these orbitals hosts two electrons - \bullet one spin up and one spin down

Lower energy states lie closer to the nucleus, while those in the outer shells are the so-called valence electrons that take part in chemical reactions







Band structure

In a periodic lattice, the available energy levels split to produce a continuous energy band

The inner bands will be tightly bound to the nucleus, and electrons there are unable to jump to neighbouring atoms









Band structure

In a periodic lattice, the available energy levels split to produce a continuous energy band

The inner bands will be tightly bound to the nucleus, and electrons there are unable to jump to neighbouring atoms

The most interesting bands are

• The **valence band** - the highest occupied band where electrons <u>are not</u> free to move









Band structure

In a periodic lattice, the available energy levels split to produce a continuous energy band

The inner bands will be tightly bound to the nucleus, and electrons there are unable to jump to neighbouring atoms

The most interesting bands are

- The valence band the highest occupied \bullet band where electrons <u>are not</u> free to move
- The **conduction band** the lowest energy band where electrons <u>are</u> free to move









1 July 2024 - https://indico.cern.ch/e/ukhepinst2024

Electrical behaviour

The energy gap between the valence and conduction bands will determine the electrical behaviour of the solid

Metals have overlapping states, so already \bullet there are charge carriers (electrons) able to move freely throughout the bulk





Metal



Electrical behaviour

The energy gap between the valence and conduction bands will determine the electrical behaviour of the solid

- Metals have overlapping states, so already \bullet there are charge carriers (electrons) able to move freely throughout the bulk
- **Insulators** have a large **band gap**, leading \bullet to poor charge flow





Insulator



Electrical behaviour

The energy gap between the valence and conduction bands will determine the electrical behaviour of the solid

- **Metals** have overlapping states, so already there are charge carriers (electrons) able to move freely throughout the bulk
- **Insulators** have a large **band gap**, leading to poor charge flow
- Semiconductors have a **band gap** of ~few eV, giving some charge carriers at room temperature (eg. Silicon ~10¹⁰ charge carriers cm^{-3} for a density of 5×10^{22} atoms cm^{-3})





Insulator

Semiconductor





Electrons sitting in the valence band can be promoted into the conduction band with enough energy





Electrons sitting in the valence band can be promoted into the conduction band with enough energy

• The gap left by the electron's departure is called a hole





Electrons sitting in the valence band can be promoted into the conduction band with enough energy

• The gap left by the electron's departure is called a hole

Other electrons within the valence band can move into these holes, such that the hole appears to travel through the material

 Holes are treated as effective particles which move freely in the valence band and allow a current to flow





Semiconductor



Electrons sitting in the valence band can be promoted into the conduction band with enough energy

• The gap left by the electron's departure is called a hole

Other electrons within the valence band can move into these holes, such that the hole appears to travel through the material

 Holes are treated as effective particles which move freely in the valence band and allow a current to flow

Each movement of an electron from the valence to conduction band produces an **electron-hole pair**





Semiconductor



Doping of semiconductors

Silicon is a group 4 element, and therefore contains 4

valence electrons

It will therefore form 4 covalent bonds in order to \bullet reach a stable configuration



					2 He Hellum 4.003
	6 C Carbon 12.011	7 N Nitrogen 14.007	8 Oxygen 15,999	9 F Fluorine 18.998	10 Neon 20.180
n	14 Silicon 28.085	15 Phosphonus 30.974	16 Sultur 32.06	17 Cl Chlorine 35.45	18 Argon 39.948
	32 Germanium 72,630	33 As Arsenic 74.922	34 See Selenium 78,97	35 Br Bromine 79.904	36 Kr Krypton 83.798
	50 Sn 118.710	51 Sb Antenomy 121.760	53 Te Tellurium 127.60	53 lodine 126.904	54 Xeo 131.293
	82 Pb Lead 207.2	83 Bi Bismuth 208.980	84 Po Polonium [209]	85 At Astatine [210]	86 Rn Padon [222]
	114 Flarowum [289]	115 Mc Moscovium [289]	116 Lv Livermarium [293]	117 TS Terrissike [293]	118 Og Oganesson [294]





Doping of semiconductors

Silicon is a group 4 element, and therefore contains 4

valence electrons

• It will therefore form 4 covalent bonds in order to reach a stable configuration



If we introduce a small amount of a **group 5** element, the crystal lattice will remain intact but there will be some atoms with an excess of electrons - **n-type doping**





Doping of semiconductors

Silicon is a group 4 element, and therefore contains 4

valence electrons

It will therefore form 4 covalent bonds in order to \bullet reach a stable configuration



If we introduce a small amount of a group 3 element, there will be some atoms with an electron deficiency -

p-type doping





For n-type doping, there is an excess of electrons in the crystal structure











- For n-type doping, there is an excess of electrons in the crystal structure
 - These sit within a new band close to the conduction band \bullet





Energy



- For n-type doping, there is an excess of electrons in the crystal structure
 - These sit within a new band close to the conduction band ullet

The electrons in this band will almost all move to the conduction band with thermal energy alone



Energy





- For n-type doping, there is an excess of electrons in the crystal structure
 - These sit within a new band close to the conduction band \bullet

The electrons in this band will almost all move to the conduction band with thermal energy alone

- The majority carriers for n-type materials are electrons in the conduction band
- Significant carrier densities can be achieved introduction \bullet tiny fractions of impurities (eg. 1 ppm P = 5×10^{16} electrons cm⁻³ versus 10¹⁰ cm⁻³ for undoped Si)

Energy

Non-empty conduction band





For p-type doping, there is a deficiency of electrons in the crystal structure







For p-type doping, there is a deficiency of electrons in the crystal structure

These holes sit within a new band close to the valence lacksquareband





Energy





- For p-type doping, there is a deficiency of electrons in the crystal structure
 - These holes sit within a new band close to the valence band

Electrons in the valence band will move to occupy these holes with thermal energy alone





- For p-type doping, there is a deficiency of electrons in the crystal structure
 - These holes sit within a new band close to the valence band

Electrons in the valence band will move to occupy these holes with thermal energy alone

• The majority carriers for p-type materials are holes in the valence band





P-N junctions

P-N junctions

n-type



p-type

Electrically neutral system



P-N junctions - carrier movement

n-type



Electron diffusion ------

p-type


n-type



Electron diffusion

p-type

Hole diffusion



n-type



p-type

Recombination



n-type



1 July 2024 - https://indico.cern.ch/e/ukhepinst2024

daniel.hynds@physics.ox.ac.uk

p-type

Electric field



n-type



Electric field action on holes

1 July 2024 - https://indico.cern.ch/e/ukhepinst2024

daniel.hynds@physics.ox.ac.uk

p-type





P-N junctions - built-in depletion

n-type



p-type

Depletion region



n-type



p-type















daniel.hynds@physics.ox.ac.uk

╹│╹│╹│









n-type



p-type

























P-N junctions - external field

Bringing together p-doped and n-doped semiconductors will give rise to a natural region free of charge carriers between the two

This built-in depletion region contains an electric field which \bullet counters the diffusion of more carriers across the junction

We can forward bias the junction to reduce the depletion width

Current will flow through the junction once the depletion width has \bullet been reduced to 0

We can reverse bias the junction to increase the depletion width

If one of the regions has no carriers left then it can be said to be \bullet fully depleted

1|||||





P-N junctions - external field

Bringing together p-doped and n-doped semiconductors will give rise to a natural region free of charge carriers between the two

This built-in depletion region contains an electric field which \bullet counters the diffusion of more carriers across the junction

We can forward bias the junction to reduce the depletion width

Current will flow through the junction once the depletion width has \bullet been reduced to 0

We can reverse bias the junction to increase the depletion width

If one of the regions has no carriers left then it can be said to be fully depleted







Semiconductor-metal junctions

S-M junctions

n-type



metal

Question: how hard is it to move electrons from (say) the metal to the semiconductor?



S-M junctions

n-type



metal

Consider the case where it is **easy** to move from the metal to the semiconductor



n-type



metal



Electron diffusion



n-type







"New" electron flow

n-type



metal



n-type



metal



n-type



1 July 2024 - https://indico.cern.ch/e/ukhepinst2024

daniel.hynds@physics.ox.ac.uk



metal



S-M junctions

n-type



An Ohmic contact is created

metal

Consider the case where it is **easy** to move from the metal to the semiconductor



S-M junctions

n-type



metal

Consider instead the case where it is **difficult** to move from the metal to the semiconductor



n-type



Electron diffusion

metal



n-type



Electron diffusion

metal

Energy barrier



n-type



1 July 2024 - https://indico.cern.ch/e/ukhepinst2024

daniel.hynds@physics.ox.ac.uk

metal





n-type



metal





n-type



Depletion region

metal



n-type



A Schottky contact is created

metal

Consider instead the case where it is **difficult** to move from the metal to the semiconductor



Schottky junctions - forward bias

n-type







Schottky junctions - forward bias



n-type







Schottky junctions - forward bias



n-type






Schottky junctions - reverse bias

n-type



metal



Schottky junctions - reverse bias





Schottky junctions - reverse bias





Schottky junctions - external field

Bringing together a metal and doped semiconductor **can** give rise to a natural region free of charge carriers between the two

This built-in depletion region contains an electric field which \bullet counters the diffusion of more carriers across the junction

We can forward bias the junction to reduce the depletion width

Current will flow through the junction once the depletion width has ulletbeen reduced to 0

We can reverse bias the junction as for a pn-junction and no current will flow







Schottky junctions - external field

Bringing together a metal and doped semiconductor **can** give rise to a natural region free of charge carriers between the two

This built-in depletion region contains an electric field which \bullet counters the diffusion of more carriers across the junction

We can forward bias the junction to reduce the depletion width

Current will flow through the junction once the depletion width has \bullet been reduced to 0

We can reverse bias the junction as for a pn-junction and no current will flow









n-type



daniel.hynds@physics.ox.ac.uk

metal

Consider a Schottky diode with a **strongly doped** n-type semiconductor



n-type



metal

Consider a Schottky diode with a **strongly doped** n-type semiconductor

daniel.hynds@physics.ox.ac.uk



n-type



Electron diffusion \longrightarrow

metal

Energy barrier

daniel.hynds@physics.ox.ac.uk



n-type





metal

Electric field

daniel.hynds@physics.ox.ac.uk



n-type



Consider a Schottky diode with a **strongly doped** n-type semiconductor

The depletion width will get smaller and smaller until it looks like an **Ohmic contact**

metal

daniel.hynds@physics.ox.ac.uk



Transistors

Transistors

Transistors play a crucial role in all modern technology, and are the reason that the semiconductor industry is so vast

- First transistors invented in ~1947 \bullet
- First MOSFET in 1960

Latest generation of devices contain >100B transistors in an area of 30 x 30 mm²

Couldn't find more up-to-date numbers, but in 2014 \bullet Forbes calculated there had been 3×10^{21} transistors manufactured (cf. 3×10^{13} cells in human body)

in Data Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every t Transistor count 50,000,000,000 10,000,000,000 5,000,000,000 1,000,000,000 500,000,000 100,000,000 50,000,000 10,000,000 5,000,000 1,000,000 500,000 100,000 ARM PTDM 50.000 ARM 10,000 5.000 1,000 Data source: Wikipedia (wikipedia.org/wiki/Transistor count

Moore's Law: The number of transistors on microchips doubles every two years Our World

OurWorldinData.org – Research and data to make progress against the world's largest proble icensed under CC-BY by the authors Hannah Ritchie and Max Roser

daniel.hynds@physics.ox.ac.uk



Anatomy of a transistor

Transistors are very much like Bach - variations on a theme...

There are many kinds of transistors even just in silicon, \bullet ranging from the most commonly used MOSFETs, to MISFETs, JFETs, bipolar junction transistors, pointcontact transistors, Schottky transistors...

For today we are going to limit ourselves to discussing Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs)

Again, there are many variations but we will consider \bullet enhancement-mode MOSFETs









MOSFETs consist of two doped regions - the *drain* and the source - on a lightly doped substrate, with insulating gate oxide sitting between the doped wells and a conductive gate

A positive voltage is applied to the gate ullet





- A positive voltage is applied to the gate ullet
- This drives holes away from the p-type material below the \bullet oxide





- A positive voltage is applied to the gate \bullet
- This drives holes away from the p-type material below the \bullet oxide
- With enough voltage it draws electrons from the source and drain





- A positive voltage is applied to the gate lacksquare
- This drives holes away from the p-type material below the oxide
- With enough voltage it draws electrons from the source and drain
- Once these two regions join, an *inversion channel* is \bullet formed (minority carrier channel) => effectively a switch with a threshold voltage





With no potential difference across the source and drain, there is no flow of current (making it pretty useless)





With no potential difference across the source and drain, there is no flow of current (making it pretty useless)

Typically there will be a potential from source to drain, ulletgiving an asymmetric inversion layer









With no potential difference across the source and drain, there is no flow of current (making it pretty useless)

- Typically there will be a potential from source to drain, lacksquaregiving an asymmetric inversion layer
- Increasing the potential difference leads to "pinch off" the inversion channel is cut off due to the higher potential close to the drain - current still flows but is saturated and no longer increases with voltage











Since we are talking about potential differences it is worth pointing out that the substrate potential can also be controlled

 This is an nMOSFET - analogous devices with **n** and **p** swapped are imaginatively called pMOSFETs

Both behave slightly differently due to the difference in carriers and relative potentials, but the real power comes in comibination





CMOS





CMOS





Consider an NAND gate

- Effective $Out = \overline{AB}$ ullet
- Always **on** unless both inputs are **on** ullet



daniel.hynds@physics.ox.ac.uk



Consider an NAND gate

- Effective $Out = \overline{AB}$
- Always **on** unless both inputs are **on**
- Useful to look at the device layout to see what this actually looks like







Consider an NAND gate

- Effective $Out = \overline{AB}$ ullet
- Always on unless both inputs are on lacksquare
- Useful to look at the device layout to see what ulletthis actually looks like



daniel.hynds@physics.ox.ac.uk





Consider an NAND gate

- Effective $Out = \overline{AB}$
- Always **on** unless both inputs are **on**
- Useful to look at the device layout to see what this actually looks like







Semiconductor detectors

Basic anatomy - 0D

One of the most basic types of detector is simply a PN-diode

- Large area, highly doped region ~10¹⁸ cm⁻³ \bullet
- High resistivity bulk ~10¹² cm-3 \bullet
- Guard rings to step the high voltage down before the \bullet physical edge
- Back-side HV contact \bullet
- Top side contact to read out





daniel.hynds@physics.ox.ac.uk







oxide

Basic anatomy - 1D

Moving on to a single, long strip detector

- Strips many cm long, with capacitive readout of the strips \bullet rather than DC (to avoid leakage current and reduce C)
- Dedicated electronics to read out every single channel \bullet individually on a separate ASIC
 - Wire bond each strip "manually" lacksquare



daniel.hynds@physics.ox.ac.uk







oxide

Basic anatomy - 2D

Finally, pixel detectors

- Now segmented in 2D \bullet
- Typically separate readout ASIC, with every channel \bullet *bump-bonded* to its own diode



daniel.hynds@physics.ox.ac.uk



Signal formation

Charge carrier creation

As we depleted our PN-junction, we removed the free charge carriers

• We can continue to do this until the function is *fully depleted*

Under these circumstances the only free charge carriers moving around will be those that have enough thermal energy

• This is a small number for silicon at room temperature





Charge carrier creation

As we depleted our PN-junction, we removed the free charge carriers

• We can continue to do this until the function is *fully depleted*

Under these circumstances the only free charge carriers moving around will be those that have enough thermal energy

• This is a small number for silicon at room temperature

If a particle interacts with the silicon, it can transfer energy onto individual electrons and promote them to the conduction band

• This is the foundation of solid-state particle detection














daniel.hynds@physics.ox.ac.uk

111





















Charge collection

Typically we only collect one species of charge carrier - often electrons (as they travel faster) but historically p-on-n detectors were popular due to availability of high-resistivity n-type wafers

- Built-in depletion widths of only a few microns
- Charge carriers follow the electric field lines within the sensor



117

In a simplistic approach, one can consider the signal at the collection node as being the sum of all of the charges that end up there

• This is true, but in fact a signal is generated as each charge carrier starts to move



In a simplistic approach, one can consider the signal at the collection node as being the sum of all of the charges that end up there

- This is true, but in fact a signal is generated as each charge carrier starts to move
- This is described by Ramo-Shockley theorem

$$I_{ind}(t) = -\frac{q}{V_w} \mathbf{E}_n \left(\mathbf{x}_q(t); V_w \right) \cdot \frac{d}{dt} \mathbf{x}_q(t)$$



119

In a simplistic approach, one can consider the signal at the collection node as being the sum of all of the charges that end up there

- This is true, but in fact a signal is generated as each charge carrier starts to move
- This is described by Ramo-Shockley theorem

$$I_{ind}(t) = -\frac{q}{V_w} \mathbf{E}_n(\mathbf{x}_q(t); V_w) \cdot \frac{d}{dt} \mathbf{x}_q(t)$$

• This is basically dictated by the **weighting field**





In a simplistic approach, one can consider the signal at the collection node as being the sum of all of the charges that end up there

- This is true, but in fact a signal is generated as each charge carrier starts to move
- This is described by Ramo-Shockley theorem

$$I_{ind}(t) = -\frac{q}{V_w} \mathbf{E}_n \left(\mathbf{x}_q(t); V_w \right) \cdot \frac{d}{dt} \mathbf{x}_q(t)$$

 This is basically dictated by the weighting field and the velocity



Charge carrier generation

Generating charge carriers

Different particles will interact different with the electrons in our silicon

- Photons have no mass ullet
- Electrons are identical in mass \bullet
- Other charged particles are substantially heavier \bullet



Photon interactions depend heavily on the energy of the photon and the density of electrons in the medium, but the following options are available:

- Elastic scattering (Rayleigh)
- Absorption (photoelectric effect)
- Inelastic scattering (Compton)
- Conversion into matter (pair production)

mmmu



Photon interactions - Rayleigh scattering

Rayleigh scattering is elastic scattering - so there is no transfer of energy to the medium

This doesn't help us much to detect anything... ullet

manna Q Ó





Photon interactions - photoelectric effect

In the photoelectric effect the photon is fully absorbed by an atom, which ejects an electron with energy E_{photon} - $E_{binding}$

- The process involves the whole atom to facilitate momentum transfer
- For this reason, it occurs mainly for inner electrons (K shell)
- The cross section depends strongly on atomic number Z, and drops off rapidly with photon energy:

$$\sigma \propto \frac{Z^4}{E^3}$$





Photon interactions - Compton scattering

Compton scattering involves the *inelastic* scattering of photons from individual electrons

Some of the photon energy is transferred to the \bullet electron

$$\frac{1}{E_f} - \frac{1}{E_i} = \frac{1}{m_e c^2} \left(1 - \cos\theta\right)$$

- A lower energy photon will be scattered through \bullet angle θ
- The cross section is directly proportional to the \bullet electron density









Photon interactions - pair production

Once the photon energy exceeds 1.022 MeV (twice the electron rest mass) then it can interact to produce an electron-positron pair

- As in the photoelectric effect, the nucleus is lacksquareinvolved in the interaction to conserve momentum
- The corresponding cross-section varies with the ulletatomic number and grows slowly with photon energy

$$\sigma \propto Z^2$$





Photon interactions depend heavily on the energy of the photon and the density of electrons in the medium, but the following options are available:

- Elastic scattering (Rayleigh)
- Absorption (photoelectric effect)
- Inelastic scattering (Compton)
- Conversion into matter (pair production)

mmmu



Photon interactions depend heavily on the energy of the photon and the density of electrons in the medium, but the following options are available:

- Elastic scattering (Rayleigh) \bullet
- Absorption (photoelectric effect)
- Inelastic scattering (Compton)
- Conversion into matter (pair production) \bullet





Photon interactions depend heavily on the energy of the photon and the density of electrons in the medium, but the following options are available:

- Elastic scattering (Rayleigh)
- Absorption (photoelectric effect)
- Inelastic scattering (Compton)
- Conversion into matter (pair production)





Photon interactions depend heavily on the energy of the photon and the density of electrons in the medium, but the following options are available:

- Elastic scattering (Rayleigh)
- Absorption (photoelectric effect)
- Inelastic scattering (Compton)
- Conversion into matter (pair production)





Photon interactions depend heavily on the energy of the photon and the density of electrons in the medium, but the following options are available:

- Elastic scattering (Rayleigh)
- Absorption (photoelectric effect)
- Inelastic scattering (Compton)
- Conversion into matter (pair production)





Interaction probability

For the purpose of photon detection, the end-result is that different photon energies interact more or less depending on the detection medium



Interaction probability

For the purpose of photon detection, the end-result is that different photon energies interact more or less depending on the detection medium

At low energies materials become transparent \bullet







Interaction probability

For the purpose of photon detection, the end-result is that different photon energies interact more or less depending on the detection medium

- At low energies materials become transparent \bullet
- At higher energies thicker sensors or higher Z \bullet materials are often needed in order to ensure that photons interact
- Many x-ray detectors focus on non-silicon sensors \bullet such as CdTe, GaAs - but note that silicon benefits from the entire microelectronics industry; everything from single crystal quality to fabrication





For particles traversing a material, energy is lost through a series of ionisation events, where energy is transferred to individual electrons which are promoted to the conduction band (and may have enough energy to cause further ionisations)

- For electrons this is a bit more tricky since the mass \bullet of the two objects is the same
- For all other particles, we can assume that there is a \bullet series of interactions, which will distort the particle path and result in energy transfer





The energy loss, dE / dx, is described by the Bethe-Bloch equation

$$\frac{dE}{dx} \approx \left(\frac{e^2}{4\pi\epsilon_0}\right)^2 \frac{4\pi z^2}{m_e v^2} NZ \left[ln\frac{2m_e v^2}{I} - ln\left(1 - \frac{v^2}{c^2}\right) - \frac{v^2}{c^2}\right]$$

The energy loss is proportional to:





The energy loss, dE / dx, is described by the Bethe-Bloch equation

$$\frac{dE}{dx} \approx \left(\frac{e^2}{4\pi\epsilon_0}\right)^2 \frac{4\pi z^2}{m_e v^2} \sqrt{NZ} \left[ln \frac{2m_e v^2}{I} - ln \left(1 - \frac{v^2}{c^2}\right) - \frac{v^2}{c^2} \right]$$

The energy loss is proportional to:

• The electron density





The energy loss, dE / dx, is described by the Bethe-Bloch equation

$$\frac{dE}{dx} \approx \left(\frac{e^2}{4\pi\epsilon_0}\right)^2 \frac{4\pi z^2}{m v^2} NZ \left[ln\frac{2m_e v^2}{I} - ln\left(1 - \frac{v^2}{c^2}\right) - \frac{v^2}{c^2}\right]$$

The energy loss is proportional to:

- The electron density
- The particle mass (at non-relativistic energies)





The energy loss, dE / dx, is described by the Bethe-**Bloch** equation

$$\frac{dE}{dx} \approx \left(\frac{e^2}{4\pi\epsilon_0}\right)^2 \frac{4\pi z^2}{m_e v^2} NZ \left[ln\frac{2m_e v^2}{I} - ln\left(1 - \frac{v^2}{c^2}\right) - \frac{v^2}{c^2}\right]$$

The energy loss is proportional to:

- The electron density \bullet
- The particle mass (at non-relativistic energies) \bullet
- β^{-2} when relativistic lacksquare





Bragg peak

In some cases the particle energy is not high enough to pass fully through a given medium

- As the energy gets lower, the probability to interact ulletincreases, the higher the energy transfer per unit length
- This leads to a peak in energy as the particle reaches it's \bullet end-point - the **Bragg peak**
- This is relevant for detectors, but more important when thinking of targeted radiotherapy: the target zone can have a substantially higher dose than the surrounding healthy tissue





Radiation-induced defects

Radiation-induced defects

Particle interaction with a detector can lead to either

- Non-ionising energy loss \bullet
- Ionising energy loss \bullet

This could conceivably have detrimental effects

- Non-ionising effects lattice displacements \bullet
- Gradual build-up of charge \bullet
- Single large charge deposit effects \bullet


Non-ionising energy loss (NIEL)

Depending on the incident radiation type, damage can be done to the periodic silicon lattice, representing displacement of atoms from their regular positions





Depending on the incident radiation type, damage can be done to the periodic silicon lattice, representing displacement of atoms from their regular positions

 Nuclear recoil leads to ejection of the silicon atom from the lattice





Depending on the incident radiation type, damage can be done to the periodic silicon lattice, representing displacement of atoms from their regular positions

- Nuclear recoil leads to ejection of the silicon atom from \bullet the lattice
- We produce **two** defects an interstitial silicon atom, and \bullet a vacancy in the lattice (Frenkel defect)





Alternatively, our incident radiation could impart enough energy onto the silicon atom that it is able to further displace atoms within the lattice





Alternatively, our incident radiation could impart enough energy onto the silicon atom that it is able to further displace atoms within the lattice





Alternatively, our incident radiation could impart enough energy onto the silicon atom that it is able to further displace atoms within the lattice





Alternatively, our incident radiation could impart enough energy onto the silicon atom that it is able to further displace atoms within the lattice

We often distinguish between "point" defects and ullet"cluster" defects to highlight these two separate cases









All irradiated to 10¹⁴ cm⁻² Depth 1 µm



NIEL scaling hypothesis

The NIEL scaling hypothesis is:

Damage effects by energetic particles in bulk material can be described by the total non-ionising energy loss to the lattice

Measurements of NIEL are generally expressed in units of 1 MeV n_{eq} cm⁻², and the damage inflicted by any particle of any energy can be expressed using a hardness factor, k



Hardness factors for different particles in silicon





Charge carrier production in semiconductors relates to transitions from the valence to conduction band

In depleted silicon detectors, this is the mechanism by \bullet which interacting particles are observed

Conduction band





Where this goes wrong after irradiation damage is the introduction of additional energy levels in the band gap

Conduction band

Valence band



Where this goes wrong after irradiation damage is the introduction of additional energy levels in the band gap

 Mid-level defects provide a shorter path for thermallygenerated pairs => increased leakage current



Valence band



Where this goes wrong after irradiation damage is the introduction of additional energy levels in the band gap

- Mid-level defects provide a shorter path for thermallygenerated pairs => increased leakage current
- Bands close to the conduction or valence band can give rise to space charge build-up



Valence band



Where this goes wrong after irradiation damage is the introduction of additional energy levels in the band gap

- Mid-level defects provide a shorter path for thermallygenerated pairs => increased leakage current
- Bands close to the conduction or valence band can give rise to space charge build-up



Valence band



Where this goes wrong after irradiation damage is the introduction of additional energy levels in the band gap

- Mid-level defects provide a shorter path for thermally- \bullet generated pairs => increased leakage current
- Bands close to the conduction or valence band can give rise to space charge build-up





Where this goes wrong after irradiation damage is the introduction of additional energy levels in the band gap

- Mid-level defects provide a shorter path for thermally-generated pairs => increased leakage current
- Bands close to the conduction or valence band can give \bullet rise to space charge build-up

In addition, charge carriers can become trapped in defect centres

- Depending on the emission time can reduce the observed \bullet signal
- Use carriers with highest mobility! \bullet





NIEL damage - leakage current

Leakage current increase matches well the NIEL scaling hypothesis over several orders of magnitude

Several significant consequences

- Increased current (noise) in the readout electronics
- Increased power consumption
- Risk of **thermal runaway**









NIEL damage - space charge

The space charge and depletion characteristics are a result of doping - deliberately introduced energy levels that lie in the band gap

Defects can perform the same role

In silicon, bulk damage produces predominantly acceptor sites, effectively turning the material more p-type

- For n-type bulk silicon this means that the device \bullet undergoes type inversion
- The sensor will get progressively harder to fully deplete after significant doses







Annealing

Defects in the lattice are not stationary!

• They can move around, recombine, make friends...

Keeping materials at ambient or raised temperatures can be used to repair some of the damage

 However, not all annealing is beneficial - operate detectors cold and anneal for specific set periods





Total ionising dose - TID

While ionising losses in the bulk constitute signal, and non-ionising losses create crystal defects, a separate issue arises with ionising dose in area susceptible to

- These are typically interfaces and surfaces \bullet
- Large effect on electronics oxide charge build up! \bullet
- Total dose measured in *Grays* joule/kg or *rad* (1 rad = 0.01 Gy) \bullet

Oxide charge accumulation leads to several detrimental effects

- Shift in threshold voltage \bullet
- Increase in leakage current
- Eventually transistors can't be switched on/off \bullet



TID effects





Single event upsets/effects (SEU / SEE)

It is possible for large charge deposits to directly affect transistors or other electronic blocks

These effects can be as innocent as flipping individual bits in a register

- Triplicate important circuitry and take majority vote \bullet
- Live with it, depending on number of bits expected and impact \bullet

Much more dangerous cases

Issues like latch-up can physically destroy the electronics! \bullet















Thyristor

The parasitic PNPN structure in a CMOS block is equivalent to a device

called a thyristor

3 PN junctions in series ullet







Thyristor

The parasitic PNPN structure in a CMOS block is equivalent to a device called a *thyristor*

3 PN junctions in series \bullet

Under these conditions, two of the junctions are forward biased and one is reverse biased

No current flows while there is a depleted ulletjunction in the centre

+







Thyristor

The parasitic PNPN structure in a CMOS block is equivalent to a device called a *thyristor*

3 PN junctions in series \bullet

Under these conditions, two of the junctions are forward biased and one is reverse biased

No current flows while there is a depleted ulletjunction in the centre

The addition of a gate voltage (or large charge deposit) can reduce the depletion region and lead to a current flow through the whole device that will not stop while there is current flow



















Silicon fabrication

Why silicon?

There is a simple reason as to why silicon is the dominant semiconductor used in electronics

Silicon oxide ullet

The ability to easily grow a native, stable, insulating oxide is what opens up the whole area to exploitation. Next steps are:

- Production of large, single-crystal wafers with low contaminants \bullet
- Doping, both n- and p-type
- Electrical contacts (particularly ohmic) \bullet

With many/most other semiconductors these are the challenges that need to be overcome before reliable detectors can be manufactured



Wafer production - the Czochralski method

Wafer production still follows the method proposed in 1915 by Czochralski (discovered by accident)

- Very pure silica is placed in a crucible and dissolved to form a melt \bullet
- A single crystal seed is dipped into the melt and slowly extracted, while \bullet rotating
- The resulting ingot is a single crystal following the same orientation as \bullet the seed crystal

This happens at high temperature - 1425°C - and for large diameters

Commercial processing now done on 12" wafers ullet

Nonetheless, impurities from the crucible (such as O2) can be present at the level of 10¹⁸ cm⁻³







Wafer production - Float Zone refinement

For much purer silicon wafers, float zone refinement can be used

The silicon ingot is effectively re-melted in a narrow band, which is scanned from one end to the other

- Contaminants remain in the melted region rather than crystallising \bullet into the now very-pure silicon lattice
- They are filtered all the way to the end of the ingot and then discarded

Produces high-resistivity wafers ideal for detectors

 $n_{eff} << 10^{13} \text{ cm}^{-3}$ \bullet





Another method for obtaining a pure silicon crystal with high resistivity is to grow a dedicated pure layer on top of an existing silicon wafer

This layer is referred to as an *epitaxial layer* \bullet

The wafers are placed in a chamber heated to high temperature (800 - 1150°C)

- Wafer surface must be atomically clean
- Gases containing silicon introduced into the \bullet chamber
- Growth of 10s of nm per minute \bullet



HCI, SiH₄, SiCI₄, H₂



Photolithography

We want to be able to *pattern* our devices => deposit patterned masks

One of the most straightforward ways to do this is via photolithography

- A coating is applied to the full silicon wafer called a *resist* \bullet
- A mask is produced containing the desired pattern \bullet
- The pattern is transferred to the resist either by placing the \bullet mask in contact and illuminating it, or by projecting light through the mask via a lens
- The resist will either harden or break down, depending on the material chosen








E-beam lithography

Photolithography depends on light and so starts to limit the feature size around the wavelengths used

- For much finer objects use a focussed beam of electrons, \bullet scanned across the surface in the desired pattern
- No mask, just direct scanning \bullet

Resolutions can be much much better - down to below 10 nm but at the cost of limited throughput







E-beam lithography







A book of the Complete Works of Robert Burns, Scotland's National Bard, has approximately 480 pages. To publicise the capability of the new Vistec VB6 UHR EWF electron beam lithography tool at the JWNC, we used it to write the Complete Works of Robert Burns on a small piece of silicon. Ten copies would fit on the head of a pin and this is likely to be the world's smallest copy of the works of Burns. The image shows pages of text alongside a human hair plus detailed text from the song "As I stood by yon roofless tower". Each character is approximately 150 nm



Etching

There are two kinds of etching, both with their own advantages/ disadvantages: wet and dry

Wet etching is relatively straightforward

- Immerse your wafer in something hideously corrosive/toxic/ \bullet carcinogenic until the bits that you don't want have been removed...
- Etching will be isotropic
- Not all materials have suitable chemistry for wet etching \bullet (NB. HF used for SiO₂)

Isotropic

Dry etching Anisotropic







Etching

Dry etching uses pressurised gas and a high voltage to generate a plasma

- Once ions are created they accelerate towards the target \bullet wafer
- A combination of reactant species and mechanical \bullet impacts etches anisotropically
- Reactive Ion Etching (RIE) a common technique
- Most materials can be dry etched
- Useful to achieve high aspect ratios \bullet





Etching

Dry etching uses pressurised gas and a high voltage to generate a plasma

- Once ions are created they accelerate towards the target \bullet wafer
- A combination of reactant species and mechanical \bullet impacts etches anisotropically
- Reactive Ion Etching (RIE) a common technique
- Most materials can be dry etched
- Useful to achieve high aspect ratios \bullet





Oxidation

Oxidation of the silicon performs multiple roles

- A stable protection layer over the silicon ullet
- An insulating layer for building vertical structures \bullet
- An isolation layer between neighbouring transistors \bullet



Oxidation for isolation





Oxidation for isolation





Oxidation - thermal growth

Heating wafers in a chamber and introducing gases is a versatile technique...

For thermal growth of oxide layers we can do this in two ways:

- Dry oxidation. Better quality oxide produced, but slow growth rate ~ 10 nm/hour
- Wet oxidation. Lower quality oxide, but 10× growth rate







Oxidation - thermal growth

When trying to isolate wells from each other, these shallow trench isolations require filling a large volume with oxide

- The oxide will push up other layers that are on top, and start to wedge deeper along the silicon surface
- So called "bird's beak"

Things aren't as simple as we would like them to be...





We start with a silicon wafer, with oxide and nitride layers grown on top







We start with a silicon wafer, with oxide and nitride layers grown on top

A resist is grown to provide the etching pattern ullet





Silicon wafer



We start with a silicon wafer, with oxide and nitride layers grown on top

- A resist is grown to provide the etching pattern \bullet
- Development with a lithography mask gives the \bullet pattern





Silicon wafer



We start with a silicon wafer, with oxide and nitride layers grown on top

- A resist is grown to provide the etching pattern \bullet
- Development with a lithography mask gives the \bullet pattern
- The silicon layers are etched \bullet





Silicon wafer





We start with a silicon wafer, with oxide and nitride layers grown on top

- A resist is grown to provide the etching pattern \bullet
- Development with a lithography mask gives the \bullet pattern
- The silicon layers are etched \bullet
- The resist is removed





Silicon wafer



We start with a silicon wafer, with oxide and nitride layers grown on top

- A resist is grown to provide the etching pattern \bullet
- Development with a lithography mask gives the \bullet pattern
- The silicon layers are etched \bullet
- The resist is removed
- A thermal oxide is grown \bullet





Silicon wafer



We start with a silicon wafer, with oxide and nitride layers grown on top

- A resist is grown to provide the etching pattern \bullet
- Development with a lithography mask gives the \bullet pattern
- The silicon layers are etched \bullet
- The resist is removed
- A thermal oxide is grown \bullet
- **CVD** is used to deposit silicon oxide everywhere \bullet





Silicon wafer



We start with a silicon wafer, with oxide and nitride layers grown on top

- A resist is grown to provide the etching pattern \bullet
- Development with a lithography mask gives the \bullet pattern
- The silicon layers are etched \bullet
- The resist is removed
- A thermal oxide is grown \bullet
- **CVD** is used to deposit silicon oxide everywhere \bullet
- The oxide is polished down







We start with a silicon wafer, with oxide and nitride layers grown on top

- A resist is grown to provide the etching pattern \bullet
- Development with a lithography mask gives the \bullet pattern
- The silicon layers are etched \bullet
- The resist is removed
- A thermal oxide is grown
- **CVD** is used to deposit silicon oxide everywhere \bullet
- The oxide is polished down
- The nitride is removed





Silicon wafer



Doping

There are a few methods to dope silicon wafers, from those during growth to gas diffusion in a chamber at high temperature

One particularly useful method is *ion implantation*

- A small particle accelerator is used to create and \bullet accelerate dopant ion species to max ~few MeV
- Spectrometer gives high purity beam \bullet
- lons directed onto wafer surface BUT penetration \bullet affected by lattice structure



To avoid this, we can first implant silicon

This creates an amorphous silicon region at the \bullet surface







To avoid this, we can first *implant silicon*

- This creates an amorphous silicon region at the ulletsurface
- We can then implant the ions that we want, without \bullet worrying about the crystal orientation





To avoid this, we can first *implant silicon*

- This creates an amorphous silicon region at the \bullet surface
- We can then implant the ions that we want, without \bullet worrying about the crystal orientation
- The lattice is then *re-ordered* in a process called lacksquare"dopant activation" - high temperature treatment





To avoid this, we can first *implant silicon*

- This creates an amorphous silicon region at the surface
- We can then implant the ions that we want, without worrying about the crystal orientation
- The lattice is then *re-ordered* in a process called "dopant activation" high temperature treatment
- High temperature also leads to dopant diffusion =>
 limit time to < 20 seconds of 1000°C





Metallisation

Metal layers can be deposited via CVD, as for other steps, but another common technique is *sputtering*

Sputtering works rather like the dry etch process, but in reverse

- Gas atoms are ionised into a plasma, before ulletbeing accelerated towards the target metal
- Chunks of the metal are ejected from the \bullet impact, spraying all over the chamber





Just to demonstrate some of the steps involved in making a simple diode:

> Start with a silicon wafer ullet



Just to demonstrate some of the steps involved in making a simple diode:

- Start with a silicon wafer
- Grow an oxide





Just to demonstrate some of the steps involved in making a simple diode:

- Start with a silicon wafer
- Grow an oxide
- Spin on a resist





Just to demonstrate some of the steps involved in making a simple diode:

- Start with a silicon wafer \bullet
- Grow an oxide lacksquare
- Spin on a resist lacksquare
- Align the lithography mask \bullet



Just to demonstrate some of the steps involved in making a simple diode:

- Start with a silicon wafer
- Grow an oxide
- Spin on a resist
- Align the lithography mask
- Develop the resist





Just to demonstrate some of the steps involved in making a simple diode:

- Start with a silicon wafer
- Grow an oxide
- Spin on a resist
- Align the lithography mask
- Develop the resist
- Etch the oxide



211

Just to demonstrate some of the steps involved in making a simple diode:

- Start with a silicon wafer \bullet
- Grow an oxide lacksquare
- Spin on a resist ullet
- Align the lithography mask \bullet
- Develop the resist \bullet
- Etch the oxide \bullet
- Remove the resist \bullet





Just to demonstrate some of the steps involved in making a simple diode:

- Start with a silicon wafer
- Grow an oxide
- Spin on a resist
- Align the lithography mask
- Develop the resist
- Etch the oxide
- Remove the resist
- Dope the silicon





Just to demonstrate some of the steps involved in making a simple diode:

- Spin a new resist Start with a silicon wafer lacksquare \bullet
- Grow an oxide lacksquare
- Spin on a resist lacksquare
- Align the lithography mask \bullet
- Develop the resist \bullet
- Etch the oxide \bullet
- Remove the resist \bullet
- Dope the silicon \bullet





Just to demonstrate some of the steps involved in making a simple diode:

- Start with a silicon wafer \bullet
- Grow an oxide \bullet
- Spin on a resist lacksquare
- Align the lithography mask \bullet
- Develop the resist \bullet
- Etch the oxide \bullet
- Remove the resist \bullet
- Dope the silicon \bullet

- Spin a new resist

Align a new mask



Just to demonstrate some of the steps involved in making a simple diode:

- Start with a silicon wafer \bullet
- Grow an oxide lacksquare
- Spin on a resist lacksquare
- Align the lithography mask
- Develop the resist \bullet
- Etch the oxide \bullet
- Remove the resist \bullet
- Dope the silicon

- \bullet
- \bullet




Detector fabrication steps

Just to demonstrate some of the steps involved in making a simple diode:

- Start with a silicon wafer \bullet \bullet
- Grow an oxide lacksquare
- Spin on a resist lacksquare
- Align the lithography mask
- Develop the resist \bullet
- Etch the oxide
- Remove the resist \bullet
- Dope the silicon \bullet

- \bullet
- CVD with metal \bullet





Detector fabrication steps

Just to demonstrate some of the steps involved in making a simple diode:

- Start with a silicon wafer \bullet \bullet
- Grow an oxide lacksquare
- Spin on a resist lacksquare
- Align the lithography mask
- Develop the resist \bullet
- Etch the oxide
- Remove the resist \bullet
- Dope the silicon \bullet

- \bullet
- CVD with metal \bullet
- \bullet





Detector fabrication steps

Just to demonstrate some of the steps involved in making a simple diode:

- Start with a silicon wafer \bullet
- Grow an oxide lacksquare
- Spin on a resist lacksquare
- Align the lithography mask
- Develop the resist \bullet
- Etch the oxide \bullet
- Remove the resist \bullet
- Dope the silicon \bullet

- \bullet
- \bullet
- CVD with metal \bullet
- \bullet
- \bullet





CMOS cross-section







Silicon pixel detectors

The technology of choice for most inner (vertex) detectors is still **hybrid pixel**

detectors

- Here, the sensor containing our PN- \bullet junctions is connected channel by channel (which may be 50 µm in size) to a readout chip
- This decouples what happens on the \bullet sensor and in the electronics, and allows us to fully deplete the sensor

diode





















Hybrid pixel detector - 3D sensor

Variations in the sensor layout do not affect the electronics, so we have a lot of freedom to change the sensor

- For thick planar sensors, the charge lacksquarehas a long way to travel to be collected
- We could instead *etch* through the \bullet silicon and have a 3D structure, which reduces the collection path

Collection diode





Hybrid pixel detector - LGAD sensor

When thinking of signal speed or detecting small charge deposits, we have to do something a little more creative

- If the electric field inside the silicon gets high enough, then we can accelerate our charge carriers enough that they cause additional ionisation
- This is achieved by some additional \bullet doped regions, to give us a **Low Gain**

Avalanche Diode (LGAD)

This can give us a gain of up to ~100 (though not between pixels!)





Hybrid pixel detector - iLGAD sensor

LGADs are still under very active investigation, and there are many proposed variants to allow segmentation without loss of gain

- One approach is to move the lacksquareamplification layer to the back side of the sensor
- These so-called **inverted-LGADs** use the motion of both charge carriers to create a larger signal





Monolithic detector - MAPS

Hybrid pixel detectors give a lot of functionality in-pixel, and allow flexibility for the choice of sensor, but are relatively expensive devices

If this is all being done in silicon, why not use the same piece? **Monolithic detectors** \bullet



Monolithic detector - MAPS

Hybrid pixel detectors give a lot of functionality in-pixel, and allow flexibility for the choice of sensor, but are relatively expensive devices

If this is all being done in silicon, why not use the same piece? **Monolithic detectors** \bullet

electronics

- Small built-in depletion region \bullet
- Most charge collected by diffusion \bullet
- **Monolithic Active** \bullet **Pixel Sensors (MAPS)**







Monolithic detector - HR CMOS

microelectronics industry



In the last 10 years, monolithic devices have evolved substantially, taking advantage of new processes within the





Monolithic detector - HR CMOS

In the last 10 years, monolithic devices have evolved substantially, taking advantage of new processes within the microelectronics industry

 \bullet wells and the collection node



By shielding our electronics, we can now prevent competition for charge collection between the electronics





Monolithic detector - HR CMOS

microelectronics industry

- \bullet wells and the collection node
- \bullet substantial in size $(10 - 15 \mu m)$
- These are termed **High Resistivity CMOS** detectors



In the last 10 years, monolithic devices have evolved substantially, taking advantage of new processes within the

By shielding our electronics, we can now prevent competition for charge collection between the electronics



Monolithic detector - HV CMOS

- Many companies have developed deep n-wells to function at high voltages \bullet
- We turn our simple collection node into one of these deep n-wells and "hide" all of the electronics inside \bullet
- Imaginatively termed **High Voltage CMOS**





An alternative approach is to tackle the other issue: applying a reverse bias voltage while protecting the electronics



MAPS detectors - classic





HR-CMOS







HV-CMOS







Monolithic detector - SOI

Another experimental (but not widely used) approach to solving this problem is to "separate" the silicon containing the collection node from the silicon containing the electronics

- \bullet
- Such sensors are called **Silicon on Insulators**
- One of the main issues surrounding this kind of detector is the \bullet build-up of charge in the oxide layer



An oxide layer is implanted in order to act as an insulating barrier, with vias connecting the electronics



Technology nodes

Microelectronics industry moves much faster (and has much more money) than we do...

- Devices on the market just now with **4 nm** feature \bullet size
- In particle physics we are preparing to install the first readout electronics with 65 nm in 2027

Some trends have helped us - smaller devices and thinner oxides give better inherent TID tolerance

However, below 28 nm transistor layout changes \bullet drastically (FinFETs) - performance TBD





Non-silicon pixel detectors

Non-silicon sensors



1 July 2024 - https://indico.cern.ch/e/ukhepinst2024

III - V О П-И



Non-silicon sensors: Diamond

Diamond detectors have been waiting for silicon to give up for several years now

- Analogous crystal structure but band gap of ~5.5 eV \bullet
- Low leakage current but also lower signal for equivalent \bullet energy loss

One of the major challenges is crystal quality

- Limited vendors of wafers, difficulty and cost involved in \bullet single crystal manufacture
- Typically polycrystalline, suffering charge loss \bullet





Non-silicon sensors: 3D Diamond

An interesting development in the last 5-10 years: 3D diamond!

- Since one of the main issues is carrier lifetime (crystal \bullet quality) reduce th significantly by extending the collection no e sensor bulk
- No need to etch Sec \bullet entrie 12 depth to generat **,**)nta

One of the disadvantag required to create colur

Attempts ongoing to paramense Col





10

50







Hole diameter ~6µm





Non-silicon sensors: GaAs and CdZnTe

Both GaAs and CZT have been used as sensors for x-ray detection for many years now

- Wafer quality still an issue grain boundaries give regions \bullet of the sensor with low charge collection efficiency
- Fabrication tricky chemistry required for good metallic \bullet contacts
- Nonetheless, CdZnTe featured in satellite-mounted x-ray camera (NuSTAR)
- Improvements leading to energy resolution of ~1% at 662 keV





Non-silicon sensors: Ge

Germanium detectors have long been used for particle detection

- Reasonable purity single crystals can now be \bullet manufactured (though at some cost)
- Applications in x-ray and gamma spectroscopy \bullet

The main issue with Germanium is fundamental: the bandgap!

- Small bandgap means large leakage currents at room \bullet temperature
- Typical operation at cryogenic (liquid nitrogen) levels \bullet





Non-silicon sensors: Ge

More recent appearance of Ge in particle physics detectors is part of industry available BiCMOS processes

- Ge deposited in a small region and used to manufacture \bullet very fast timing circuitry
- This currently sits outside of the pixel volume (so inactive \bullet area) but an interesting development







Non-silicon sensors: GaN

More recent addition to materials being considered due to high lattice displacement energy threshold

Should show much less NIEL damage than silicon \bullet

Already large usage of GaN devices in high power electronics, appearance of wafers with high quality epitaxial

Note that these are 2" wafers... \bullet



Figure 1: Cross-section of proposed Schottky diode. This is a circular Ni daniel.hyn Scophyles contains with diameter 1-5mm. A variant with passivation will also be considered. Drawing is not to scale.



Summary

What kind of detector to choose?

Unfortunately there is no quick answer other than:



Some broad statements can guide:

- Hybrid pixel detectors are necessary if you need high-Z sensors (X-rays, gamma rays)
- Monolithic detectors are typically cheaper than hybrid \bullet
- Built-in amplification if you have low signal or need very fast timing \bullet

But the details will very much depend on the application





The silicon zoo







The silicon zoo






aniel.hynds@physics.ox.ac.uk









To finish



daniel.hynds@physics.ox.ac.uk



To finish

The physical mechanisms underlying the response of advanced CMOS microelectronics are now relatively well known in broad outline, but they may never be known in full detail. The models for interface trap production, and for the oxide hole trap, both date from the 1980s, although some of the confirming experiments were done in the 1990's. But what the models tell us is that the overall response is extremely complicated. There are multiple processes involved, with complicated time dependences, and different field dependences, and different temperature dependences. How all the pieces fit together will always be a complicated story. Anytime the manufacturing processes change, trench oxides replacing planar isolation structures, or new dielectrics entering production, etc., many of the details of the response will have to be worked out again. Considering how often new manufacturing techniques are introduced, there is little chance the community will ever run out of things to do.

the response of advanced CMOS microelectronic



Electron Paramagnetic Resonance



daniel.hynds@physics.ox.ac.uk



Thank you!