VERTEX DETECTOR DESIGN AND INTEGRATION

Filippo Bosi

G. Baldinelli², M. Boscolo³, F. Fransesini³, A. Ilg⁴, S. Lauciani³, F, Palla, C. Turrioni²

¹INFN Sezione di Pisa, Italy

²INFN Sezione di Perugia, Italy

³INFN Laboratori Nazionali di Frascati (RM), Italy

⁴ Zurich University ⁴⁵CERN

Maps Detector Technologies for the FCC ee Vertex Detector

2-3 Jiuly 2024

Outline

Progress on the layout

- Mechanical model for inner vertex and supports
- Lighter supports for Middle and Outer vertex

Ongoing efforts

- Integration of air cooling structures
- Curved sensors layout studies

Conclusions

Mid-term feasibility study vertex detector layout







○ FCC

Filippo Bosi – MAPS Detector technologies for the FCC - ee Vertex Detector - Pisa & CERN – 2 - 3 July2024

6



Overall Inner Vertex



Middle/outer vertex supports optimisation



Simulated material budget



In agreement with CAD estimates

Smaller X/X_0 wrt IDEA CDR estimates even including power and readout cables in the sensitive region Silicon only ~15% of the total



Air cooling + Cables cones

Elastically joined with bellows to the inner vertex to avoid stress.







Total tracker



Inner vertex support and Carbon Fiber cooling cones



- Anchored to the conical chamber
- Air cooled
- Thermally isolated from the beam pipe during bakeout (150 °C), by peek supports

60

Air cooling simulations



Layer 3 – largest power dissipation: 77 W

Optimization of flow rate Compare Air with Helium Max $\Delta T < 10^{\circ}$ C achievable



Inlet Velocity [m/s]

Max Temperature of Sensors









Lightweight layout using an ALICE ITS3 inspired design

(~0.05 $\% X/X_0$ material budget per layer – 5 times less than the Mid-Term one)

After fruitful discussions with C. Gargiulo, A. Junique, G. Aglieri Rinella, W. Snoeys



Data backbone

719

719

719

Layer	Radius (mm)
1	13.7
2	20.23
3	26.76
4	33.3

Power dissipation in ITS3 (not necessarily the same for FCC-ee)

- RSU~ 50 mW/cm² (depends on Temp.)
- LEC ~ 700 mW/cm²

Layers 1 & 2

- Single stitched wafer
 - Readout and power from both sides (reduces transmission off-detector and limits power dissipation in the endcaps)
- Leaves ~1.25 mm* insensitive gap in R-phi, to account for assembly tolerances



1.25

mm

Layers 3 & 4

- Four "quarter" layers to allow ~same angular coverage for all layers and use 12" wafers
- Layer 4 has the same length of Layer 3 but higher radius
- Quarter readout only on one side, the other only for power (wire)
 - Gap of ~ 2xO(10 mm) at |z|~2.2 cm: quarters with non-symmetric layout (left quarter with 10 RSU and right one with 8 RSU, and swapped for L4)



2x few mm (being optimised)

Material budget inner vertex





Starting engineering layout







Fanout Layer 1



Fanout Layer 2

N.6 electronic board/side for Data&Controll

N.6 electronic board for Power

Fanout running over 110 mrad

Fanout Layers 1+2

N.10 electronic board/side for Data&Controll N.10 electronic board for Power

Fanout running over 110 mrad

Fanout Layer 3+4



Fanout Layer 1+2+3+4

N.40 electronic board/side for Data&ControllN.20 electronic board for Power front sideN.20 electronic board for Power back side

Fanout running over 110 mrad

Problems with actual layout Curved Vertex



New Layout Curved Vertex



Conclusions and next steps

A Vertex Detector layout has been engineered

- Integration with the machine elements being developed
- Services integration and cooling being finalised
 - Thermal and structural simulations look promising
 - A test setup is being constructed to validate simulations
- Useful iterations between designers and simulations to keep material budget under control
- A lighter concept with curved and stitched MAPS is being engineered
 - First layout done
 - New Layout in progress
 - Engineering drawings started, having in mind construction sequence
 - Cooling (air) and flex circuits routing will be addressed shortly

Thank you for your attention.

32

○ FCC

Sensors technology and dimensions

Depleted Monolithic Active Pixel Detectors

- Inner Vertex (inspired to ARCADIA):
 - Lfoundry 110 nm process
 - 50 μm thick, 25 μm x 25 μm
 - Module dimensions: $8.4 \times 32 \ mm^2$
 - Power density $50 \ mW/cm^2$ (core $30 \ mW/cm^2$)
 - Current at 100 MHz/cm²
- Outer Vertex and disks (inspired to ATLASPIX3)
 - TSI 180 nm process
 - 50 μm thick (50 μm x 150 μm)
 - Module dimensions: $42.2 \times 40.6 \ mm^2$
 - Power density: assume $100 \ mW/cm^2$
 - Up to 1.28 Gb/s downlink





Layer 1 stave detail



Reticular lightweight support to provide stiffness

- Thin carbon fiber walls
 interleaved with Rohacell
- 2 buses (data and power) 1.8 mm wide and 250 µm thick (50 µm Al, 200 µm kapton) per side
 - Inspired to low mass hybrid R&D

Sensors facing interaction point w/o any other material in front

Readout chips either sides

Air cooled



Outer Vertex Tracker Barrel At 31.5 cm radius 51 staves of 16 modules each Lightweight reticular support structure (ALICE/Belle-II like) Total weight ~3.7 kg Readout chips either side Power budget

Water cooled (2 pipes of 2 mm

~1400 W

diameter)



Outer Vertex Tracker Disk 1 2 sides (front and back) each with 4 petals.

One petal is made of different staves of overlapping modules

Total modules per disk: 196 Total weight ~850 grams Power budget ~ 336 W

Cooling using 1 water pipe (2 mm diameter)

Similar geometry for the other two disks

0,35 mm

Thickness of the chamber

Uniform thickness of the conical chamber set at 2 mm





FCC Filippo Bosi – MAPS Detector technologies for the FCC - ee Vertex Detector - Pisa & CERN – 2 - 3 July2024



Support cylinder

All elements in the interaction region (Vertex and LumiCal) are mounted rigidly on a support cylinder that guarantees mechanical stability and alignment

• Once the structure is assembled it is slided inside the rest of the detector

M. Boscolo, F. Palla, F. Fransesini, F. Bosi and S. Lauciani, Mechanical model for the FCC-ee MDI, EPJ Techn Instrum **10**, 16 (2023). https://doi.org/10.1140/epjti/s40485-023-00103-7





FCC





Integration with beam pipe cooling manifold







C. Turrioni et Al.

A Finite Volume Analysis for evaluating the thermal performance of an air-cooling system for the IDEA Vertex

30 May

General integration





Figure 3.34: Block diagram of the sensor segment.

202311201 WP1 2 Pienary 1 FK2 Stirched Sensor Design

A column driven approach reaches higher bandwidth, but needs low power consumption

7



