

MOSAIX as a Case Study: Overview of the Stitched Chip for ITS3

Gianluca Aglieri Rinella, CERN EP-ESE

Acknowledgements: results and material from the work of a very large group of persons of the ALICE ITS3 project, EP R&D WP1.2 and beyond

Introduction and brief overview of ALICE ITS3 Upgrade

Technical overview of the MOSAIX sensor design

Selection of lessons learnt

ALICE ITS3 Upgrade

ALICE ITS3 Upgrade

Replace the ITS2 inner barrels by real half-cylinders (of **bent, thin** silicon) Employ wafer-scale MAPS sensors (1 sensor per half-layer) in **65 nm** technology Minimize material budget and distance to interaction point (0.07% X_0 / layer, 19 mm) Large improvement of vertexing precision and physics yield

ALICE ITS3 Upgrade

ITS3 Engineering Model 2 Wafer size blank silicon dies, 40 um thin, 280 mm long

ALICE ITS3 TDR Requirements

3 Cylindrical Layers

Made with **6 curved wafer-scale single-die** Monolithic Active Pixel Sensors Thinned down to **<50 µm (0.07% X0)** Position resolution ~5 µm -> Pixel pitch **20-25 µm**

Electro-mechanical integration

No flexible circuits in the active area

-> Distribute supply and transfer data *on chip,* interconnects only on short edges

Cooling by air flow

-> Dissipate less than **40 mW/cm2** (in sensitive area)

ALICE ITS3 TDR https://cds.cern.ch/record/2890181

Wafer Scale Sensors with Stitching

Circuits on wafer

Design Reticle (typ. 2×3 cm)

20240630 | MAPS for the FCC-ee | MOSAIX for ITS3 overview

E × H

ER1 Submission

Learning design with **stitching** and handling procedures

Submitted in December 2022, 65 nm CMOS Imaging Technology

Two wafer scale stitched sensor chips

MOSS: 14 mm × 259 mm, 6.72 Mpixels, $(22.5 \times 22.5 \text{ and } 18 \times 18 \text{ }\mu\text{m}^2)$, conservative design, different layout densities

MOST: 2.5 mm × 259 mm, 0.9 Mpixels $(18 \times 18 \,\mathrm{\upmu m^2})$, full density design

Single stitch devices

Several small test chips $(1.5 \text{ mm} \times 1.5 \text{ mm})$

MOSS design fully functional

Design concepts and methodology validated

Much learning on yield, handling and performance of a full-scale device

Paved the way for the design of the engineering prototype MOSAIX

20240630 | MAPS for the FCC-ee | MOSAIX for ITS3 overview 9

MOSAIX Architecture

MOSAIX Architecture

RSU Architecture

12 RSU per segment, 12 TILEs per RSU

144 TILEs can be switched on, biased and read out independently

Programmable Switches

One TILE is 1/864=0.116% of L0 acceptance

RSU

Pixel Matrix Architecture

20.8 μ m × 22.8 μ m pixel pitch 444×156 pixels / matrix 144 matrices / segment 10.73 Mpixels / segment

Always active front-end (40 nW typ.)

Global shutter

Zero-suppressed matrix readout

Time-framed continuous readout

20240630 | MAPS for the FCC-ee | MOSAIX for ITS3 overview

Pixel Array Readout

Zero suppressed readout with Priority Encoders

Priority Encoder (PE) encodes the address of the first pixel in the column STATE vector with a hit

PE is fully combinatorial circuit steered by peripheral sequential circuits during the readout of a frame

No free clock over matrix. No activity where there are no hits

Dynamic energy per hit encoding and transfer over ~10 mm $E_h \approx 30 \text{ pJ}$

Leakage power is significantly larger

Serial transmission of tile packet to LEC

Tile periphery builds and transmits one data packet for each framing interval (2-10 μs)

Global SYNC signal aligns in time the integration intervals across all the tiles

Stitched Data Backbone (SBB)

Distribute 160 MHz clock from LEC to TILES

Long range (25 cm) on-chip 160 Mb/s point to point serial data links, clock synchronous

From 144 tile peripheries to the data aggregation in the Left End Cap

Differential transmission for data links with low voltage swing, and periodic retiming and regeneration

Power efficiency (~0.7 pJ/bit/cm), immunity to supply noise, reduction of noise injection into sensing nodes

LEC Left End Cap Architecture

Interfaces and peripheral data hub

Input capacity 144×160 Mb/s = 23 Gb/s

No memory and no data processing in LEC

Data Router allows to reroute data from the 144 Tile Links to different serializers

8 High Speed Serializers

Redundancy to mitigate the risk of failures of off-chip optical link components

Two operating modes

10.24 Gb/s line rate: 3 serializers are used

5.12 Gb/s line rate: 6 serializers are used

Unused serializers are switched off

MOSAIX can drive electro-optical transceivers directly

Data Encoding block ported from the lpGBT chip

High speed serializers

10.24 Gb/s serializers

Designed for transmission over ~30 cm wirelines on flex PCBs

Driver with pre-emphasis

Core consumption ~30 mW, 45 mW including LDOs (3-5 pJ/bit)

On-chip linear supply regulation for immunity to supply noise

Power

RSU (sensing area) power consumption

Expected typical value 120 mW, density \sim 30 mW/cm² Large uncertainty due to process variations and operating settings

Biasing point, reverse bias, temperature Max estimate 190 mW (44 mW/cm² @ 25 °C)

Data readout and transfer larger than analog sensing

Undesired significant leakage component

Digital circuits consume even idling

Strong variability with process and temperature (doubles every 20 ℃)

Mitigated designing a Custom Low Leakage Standard Cell Library

LEC consumption 700 mW (\approx 800 mW/cm²)

On-chip IR Drops

Significant supply and ground drops

- Power connections only from the two short edges
- Large size of the device
- Limited conductivity of the metal layers

Needed new metal stack with thicker top metal

Distributed analog biasing and monitoring circuits

Timeline

Design cycles of large complex chips > 1 year

Design teams: ~14-18 persons, effort: ~18-22 person-year / cycle

Testing and characterization effort even larger

Θ(40) persons, all test chips included. E.g.: ~10 persons *only* for testing MOSS Development of dedicated hardware, setups and handling shall not be underestimated

Challenges and Learning

Interdependencies and Integration

Design for Manufacturability

Constraints density of features. Widening spacing and widths everywhere not feasible. Custom library of standard cells for DFM Pixel pitch O(20 µm)

Fill factor above 94%-95% difficult

Readout of data needs peripheral circuits, whose area and complexity increase with amount of data to move

Power Distribution

IR drops on the metals of the CMOS stack significant even with very low power Complex segmentation in many independent domains that can be maintained off in case of short circuits Switches and cross-domain signaling and protections

Significant leakage

Large variations with process and temperature

Needed to devise mitigation techniques, e.g., library of low leakage standard cells

Data transmission

Integrate 144 on-die transmission lines of 25 cm working at 160 Mb/s High speed (10 Gb/s) wireline drivers for off-chip transmission

MOSAIX

Wafer scale MAPS sensor made with stitching using TPSCo 65 nm CMOS Imaging

Full feature prototype for the ALICE ITS3 Upgrade (LS3) of the three innermost ALICE tracking and vertexing layers (0.07% X_0 /layer)

Complex integrated system, full staves and modules on one wafer

10.73 Mpixels/segment, 20.8 μ m \times 22.8 μ m, 30 mW/cm²

Design ongoing, submission target October 2024

Building on much knowledge acquired from MLR1 and ER1

Test chips and MOSS and MOST stitched sensors

Developments made possible by

- A large design effort of many persons and institutes working in synergy within EP R&D WP1.2
- A very large development, testing, and characterization effort within the ALICE ITS3 project

REFERENCE MATERIAL

20240630 | MAPS for the FCC-ee | MOSAIX for ITS3 overview 24

https://doi.org/10.1016/j.nima.2023.168589

DPTS Beam Test Results – Spatial Resolution

(b) Sensors irradiated to different levels.

https://doi.org/10.1016/j.nima.2023.168589

259 mm

20240630 | MAPS for the FCC-ee | MOSAIX for ITS3 overview 28

MOSS Testing – Powering Yield

- Dominant failure mode: short circuits between power nets
- Long and intense investigations. Finding: unexpected intermetal vertical shorts
	- Related to manufacturing.
	- Wafer to wafer variations.
	- Followed-up with foundry. Expected to disappear or reduce with new metal stack and mitigation by layout

CERN-LHCC-2024-003 / ALICE-TDR-021

Powering tests from chips of the first three wafers tested. The chips were thinned, diced, glued and bonded before testing.

MOSS Characterization with Beams

- Sensor performance characterization ongoing
	- Based on laboratory measurements and multiple beam tests with Full MOSS and Single-Stitch MOSS
	- Studying detection efficiency, FHR, position resolution and tuning operating settings
	- Compare 6 variants of pixels \times 2 process splits \times Nonirradiated and NIEL Irradiated samples

- Beam tests with Single Stitch MOSS
- SEUs as expected
- Indications of sensitivity to SEL, will investigate to localize and mitigate

 $\left(mm\right)$

 -2

 -4 -15

RSU – Floorplan

Current design fill factor ~93%

Depending on ER2 results, optional removal of test pads could reach 95.5%

Table 3.4: Plan of dimensions of the blocks composing one Repeated Sensor Unit and percentage of the RSU area occupied by the instances of the block.

Pixel Diagram

Analog front-end and discriminator continuously active

Test pulse charge injection circuitry

Global threshold and analog settings per TILE

Digital pixel

Edge sensitive recording of FE discriminator output edges

2-stage hit data buffer

In-pixel **masking** and **pulsing** configuration

DPTS -> MOSS -> ER2 In-depth revision of transistor sizing

Reduction of spreads, reduce sensitivity

New layout, area: 40 um^2

Evolution path

Pixel Matrix Layout Snapshot

 22.8 um (z)

Data Readout Processes in the Periphery

Framing time base re-generated in each TILE periphery

FRAME local signal synchronizes pixels, Region Readout and Top Readout

Global SYNC input signal *aligns in time* the integration intervals across tiles

Four parallel readout processes in each tile

Regions have 38 or 40 columns

Double columns in one region are sequentially read out

Region data packet is stored in FIFOs

Double columns and full regions can be masked

Serial transmission of tile packet to LEC

Top readout aggregates region data packets for the same frame interval

Tile transmits one data packet for each frame interval, in order

Readout Simulation Model

Figure 3.40: Block diagram of the peripheral readout of one tile. The illustration assumes four readout regions, FIFOs of 160 words depth and an integration time of $2 \mu s$. The values of occupancy and data throughput of the internal busses reported on the diagram are results from the simulation runs.

Readout performance

Figure 3.44: Readout performance simulation results. Fraction of collisions with missing data for one L0 segment, for three segments (half layer 0) and for six segments (full layer 0). The results are for 4 regions per tile, FIFO depth of 160 words and frame duration of 2 ps.

