Warsaw University of Technology

Experiment Control with the ARTIQ/Sinara Control Ecosystem

Paweł Kulik Mikołaj Sowiński Jakub Matyas

Quantum Sensing autumn school 2024 - CERN, Geneva



About us

The Faculty of Electronics and Information Technology Warsaw University of Technology

- Electronics for High Energy and Quantum Physics research group


https://github.com/elhep

- Sinara Open-Hardware Project

https://github.com/sinara-hw/

Disclaimer

ARTIQisoriginallyauthoredbyBourdeauducq, Sébastien et al. (2016). ARTIQ 1.0. Zenodo. 10.5281/zenodo.51303and currently is maintained and developed by M-Labs with and the community.



Slides and source codes

https://github.com/elhep/artig dax tutorial materials

ARTIQ 8 manual (used for this tutorial):

https://m-labs.hk/artig/manual/introduction.html



• ARTIQ - Advanced Real-Time Infrastructure for Quantum physics




Motivation for ARTIQ

- Experiments have a lot of requirements that are hard to get right on your own
 - Precise timing
 - Low latency
 - Flexibility
 - Extensibility
- No vendor lock-in
- Deduplicating efforts between labs
- User agency change underlying project, extend, contribute






Motivation for ARTIQ





- ARTIQ
- Sinara Hardware designed for ARTIQ





Motivation for Sinara

- Physicists are not engineers and that's OK!
- If you're not careful, you'll end up with this:



Motivation for Sinara

- Physicists are not engineers and that's OK!
- If you're not careful, you'll end up with this:
- Worst case scenario this was done years ago by someone who graduated



Motivation for Sinara


- Again no vendor lock-in
- Deduplicating efforts between labs
- User agency change underlying project, extend, contribute
- Dream of enabling experiment reproducibility across laboratories





- ARTIQ
- Sinara
- Controller






- ARTIQ
- Sinara
- Controller
- Satellite secondary controller





- ARTIQ
- Sinara
- Controller
- Satellite
- Gateware firmware for the FPGA





- ARTIQ
- Sinara
- Controller
- Satellite
- Gateware
- EEM







- ARTIQ
- Sinara
- Controller
- Satellite
- Gateware
- EEM
- hard real-time all or nothing





What does ARTIQ code look like?

- Python-based DSL
- Stages:
 - \circ **Build** devices used, parameters,

no hardware access

• **Prepare** - pre calculating values,

no hardware access

- Run perform operations
 on hardware
- Analyze analyze data gathered during run stage, no hardware access

from artiq.experiment import *

class Experiment(EnvExperiment):

```
def build(self):
    self.setattr_device("core")
    self.setattr_device("ttl1")
```


def prepare(self):
 self.foo = [i%2 for i in range(100)]

@kernel def run(self):

self.core.reset()
self.ttl1.pulse(100*ns)

def analyze(self):
 result = sum(self.foo)

ARTIQ system architecture



@kernel

def run(self):
 self.core.reset()
 self.ttl1.pulse(100*ns)

EEMs

- Python
- Build stage
- Run stage
 - \circ $\,$ Access to the FPGA $\,$
 - Hard real-time on the FPGA
 - RPC between PC and the FPGA

Ethernet DRTIO Satellite Controller(s) Ethernet Booster Other devices Controller(s) Cables Ethernet Booster Controller(s) Controll

Ribbon

cables

Ethernet

Master Controller

PC

@kernel

def run(self):
 self.core.reset()
 self.ttl1.pulse(100*ns)

- Python
- Build stage
- Run stage
 - \circ $\,$ Access to the FPGA $\,$
 - Hard real-time on the FPGA
 - RPC between PC and the FPGA

1. Compilation DRTIO Satellite Controller(s) Ethernet Booster Other devices Controller(s) Cables Cables Ethernet Charles Controller(s) Cables Cab

Ribbon

cables

Ethernet

Master Controller

PC

@kernel

def run(self):
 self.core.reset()
 self.ttl1.pulse(100*ns)

- Python
- Build stage
- Run stage
 - \circ $\,$ Access to the FPGA $\,$
 - Hard real-time on the FPGA
 - RPC between PC and the FPGA

cables Ethernet PC Master Controller EEMs 1. Compilation DRTIO Ribbon cables Satellite Controller(s) EEMs Experiment (lasers, camera, PMT, AOMs, coils etc.) Ethernet Booster Other devices

Ribbon

2. Send to controller

@kernel

3. Master

calculates

2. Send to

def run(self):
 self.core.reset()
 self.ttl1.pulse(100*ns)

- Python
- Build stage
- Run stage
 - \circ $\,$ Access to the FPGA $\,$
 - Hard real-time on the FPGA
 - RPC between PC and the FPGA

controller Ribbon cables Ethernet PC Master Controller EEMs 1. Compilation DRTIO Ribbon cables Satellite Controller(s) EEMs Experiment (lasers, camera, PMT, AOMs, coils etc.) Ethernet Booster Other devices

@kernel

def run(self): self.core.reset() self.ttl1.pulse(100*ns)

3. Master 2. Send to calculates controller Ribbon cables Ethernet PC Master Controller EEMs 1. Compilation 4. Send events DRTIO Access to the FPGA to satellites Ribbon cables Hard real-time on the FPGA Satellite Controller(s) EEMs Experiment (lasers, camera, RPC between PC and the FPGA PMT, AOMs, coils etc.) Ethernet Booster Other devices

Warsaw University of Technology

Python

Build stage

Run stage

Ο

Ο

Ο

@kernel

3. Master

calculates

2. Send to

def run(self):
 self.core.reset()
 self.ttl1.pulse(100*ns)



- Build stage
- Run stage
 - \circ $\,$ $\,$ Access to the FPGA $\,$
 - Hard real-time on the FPGA
 - RPC between PC and the FPGA

controller Ribbon cables Ethernet PC Master Controller EEMs 1. Compilation 4. Send events 5. Controllers to satellites run event queue Ribbon cables Satellite Controller(s) EEMs Experiment (lasers, camera, PMT, AOMs, coils etc.) Ethernet Booster Other devices

@kernel

3. Master

def run(self): self.core.reset() self.ttl1.pulse(100*ns)

Other devices


- Python
- Build stage
- Run stage
 - Access to the FPGA Ο
 - Hard real-time on the FPGA Ο
 - RPC between PC and the FPGA Ο


6. PC maintains

PC

controller


RPC link with the 2. Send to calculates controller Ribbon cables Ethernet Master Controller EEMs 1. Compilation 4. Send events 5. Controllers to satellites run event queue Ribbon cables Satellite Controller(s) EEMs Experiment (lasers, camera, PMT, AOMs, coils etc.) Ethernet Booster






of Technology


Warsaw Lab



- Kasli
 - AMD Artix-7 based controller
 - \circ up to 12 peripherals
 - up to 3 downstream satellites
 - \circ $\,$ can be both master and satellite
 - https://github.com/sinara-hw/Kasli



- Kasli
- DIO TTL
 - 8 digital IOs channels
 - selectable 50 Ohm termination
 - \circ min. pulse width 5 ns
 - https://github.com/sinara-hw/DIO_SMA/wiki



- Kasli
- DIO TTL
- Urukul DDS
 - 4 channels GS/s DDS
 - frequency up to 400 MHz
 - ~0.25 Hz resolution
 - https://github.com/sinara-hw/Urukul/wiki



- Kasli
- DIO TTL
- Urukul DDS: 3 independent "devices"
 - \circ DDS
 - Attenuator
 - Output switch (on/off output signal)





Connect to virtual desktop using your personal link




1. Connect to virtual desktop using your personal link



Choose your application to get started



Sinara Home Page




artiq_tutorial

system_<a..f>


repository

user<00..05>





| Applic | ations 🛛 🎕 ARTIQ Dashboard - System A 🕇 | | | Wed 14:56 | | ま ● ① ▼ |
|-------------------------------|---|------|----------|----------------------------|-----------------------|---|
| | | | | ARTIQ Dashboard - System A | | × |
| | | | | | Applets | 0 |
| | | | | | Name | Command |
| | | | | | 🗌 🚍 User 0 Scope View | <pre>y python /nix/artiq_dax_tutorial/applets/sho</pre> |
| | | | | | | python /nix/artiq_dax_tutorial/applets/sho |
| | | | | | 🗌 🚍 User 2 Scope View | <pre>y python /nix/artiq_dax_tutorial/applets/sho</pre> |
| | | | | | 🗌 💻 User 3 Scope View | <pre>v python /nix/artiq_dax_tutorial/applets/sho</pre> |
| | | | | | 🗌 📃 User 4 Scope View | <pre>v python /nix/artiq_dax_tutorial/applets/sho</pre> |
| Applet: User 5 Scope View 💿 🗵 | | | | | 🗸 💻 User 5 Scope View | <pre>/ python /nix/artiq_dax_tutorial/applets/sho</pre> |
| Applet. User | | | | | | <pre>/ python /nix/artiq_dax_tutorial/applets/sho</pre> |
| | | | | | | <pre>/ python /nix/artiq_dax_tutorial/applets/sho</pre> |
| | | | | | | <pre>v python /nix/artiq_dax_tutorial/applets/sho</pre> |
| | | | | | | <pre>v python /nix/artiq_dax_tutorial/applets/sho</pre> |
| | | | | | | w python /nix/artiq_dax_tutorial/applets/sho |
| | | | | | 🗌 📃 User 11 Scope Vie | w python /nix/artiq_dax_tutorial/applets/sho |
| | | | | | | _ |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | ARI | | Explorer Shortcuts T | TL DDS DAC Datasets Applets |
| | | | | | Explorer Shortcuts T | TTL DDS DAC Datasets Applets |
| Schedule | | | | | | Ø |
| RID | Pipeline Status | Prio | Due date | Revision | File | Class name |
| | | | | | | |




| | | | AF | TIQ Dashboard - System A | | | | | | | | × |
|----------------|--------------|-------------|------------------|--------------------------|---|---------|------|---|----------------------------------|-----|------------|--------|
| Applet: User 0 |) Scope View | 0 8 | repo:user03/Init | ialize | | Explore | er | | | | | Ø |
| | | | | | | Revisio | on: | | | N/A | | |
| | | | C Recompute all | arguments Eload HDF5 | | | er01 | sicExcerci erpolation epareExce epareExce cercise cercise cercise cercise cercise cercise cercise cercise cercise cercise cercise | iseSoluti nExcercis ercise | se | € Submit | * * |
| Schedule | | | 4 | | • | East | | | | | | Ø |
| RID | Pipeline | Status Prio | Due date | Revision | | | File | | | (| Class name | |

| Applications 🛛 🎕 ARTIQ Dashboard - System A 🕶 | | i i | Thu | u 13:26 | | | | | | | | A | •) () - | |
|---|------|----------|-------|-----------------|-----------------|------|---------------------|--|--|-------------|-------|-----------------|---------|---|
| | | | ashbo | oard - System A | | | | | | | | | × | |
| Applet: User 3 Scope View | ØX 💫 | | | repo:user03/a | rtiq/Initialize | | _ # X | Explorer | | | | | 1 | 7 |
| | | lo argun | ments | 5 | | | | Revision: | | | N/A | | | |
| | | | | | | | Load HDF5 | user00 user01 user02 user03 arti | I P DMAExcercisee Initialize ParallelExcerci Timing1Excerce Timing2Excerce q_solutions I So | ise cise | | | | |
| user03 | Prio | | 0 | | Fipeune. | diri | and Submit | | Dpen | | | # Submit | * | 1 |
| | | | - | /ARNING | ▼ Revision: | c | Terminate instances | Explorer | Shortcuts | TTL | DDS D | | | |
| Log | | | | | | | | | | | | | 1 | ð |
| Minimum level: ERROR - user03 | | | | | | | | | | | | | 🕹 🖸 🎦 | 1 |
| Source Message | | | | | | | | | | | | | | |

| Арр | lications 🕸 ARTIC | Dashboard - System A 🗸 | | - | | | Thu 13:33 | | | | | | | Å | ●) () - |
|------------|-------------------|---|------|----------|-----|-----------|--------------------|---|--------------------------|--|---|-------------|-------|---------------------|--------------|
| | | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | _ | | shboard - System A | | | | | | | | × |
| Applet: Us | ser 3 Scope View | | | | ØX | | repo:user0 | 3/artiq/Initialize | _ # X | Explorer | | | | | Ø |
| ubbee 2 | er o ocepe view | | | | | No argume | ents | pute all arguments | | Revision: user01 user02 user03 v arti arti dax user04 user05 user06 | 9 DMAExcercise nitialize ParallelExcerc Fiming1Excer Fiming2Excer q_solutions | ise cise | N/A | | |
| | | | | | | | 0 | :00 + Pipeline: ain + Flush + Revision: c | Submit | user07 user08 user09 user10 user11 Explorer | | TTL | DDS C | Submit DAC Datasets | - Applets |
| Schedule | | | | | | | | | | | | | | | ſ |
| RID | Pipeline | Status | Prio | Due date | | Revis | sion | | File | | s name | | | | |
| 1 | main | running | 0 | | N/A | | | | · · · · · | tialize | | | | | |
| 2 | main | prepare_done | 0 | | N/A | | | user08/artiq/u | iser08_initialize.py Ini | tialize | | | | | |
| 3 | main | pending | 0 | | N/A | | | user08/artiq/u | iser08_initialize.py Ini | tialize | | |] | | |






| RID | Pipeline | Status | Prio | Due date | Revision | File | Class name |
|-----|----------|--------------|------|----------|----------|-----------------------------|------------|
| 3 | main | running | 0 | | N/A | user03/user03_initialize.py | Initialize |
| 4 | main | prepare_done | 0 | | N/A | user00/user00_initialize.py | Initialize |

ARTIQ DSL - what can be done in FPGA?

- Subset of Python:
 - Objects
 - Conditionals (if..else structure)
 - Loops, iterating over lists
 - Exceptions
 - Code management


More detailed description: m-labs.hk/artiq/manual/compiler.html




ARTIQ DSL - what can be done in FPGA?


- Subset of Python:
 - Objects
 - Conditionals (if..else structure)
 - Loops, iterating over lists
 - Exceptions
 - Code management
- System specific:
 - Timing functions
 - Parallel / Sequential blocks
 - DMA
 - RPC


More detailed description: m-labs.hk/artiq/manual/compiler.html




ttl.on() delay(2*us) ttl.off()




















Planning the future


Altering the past


RTIOUnderflowException



ARTIQ experiment execution








Manipulating timeline

Delay:


delay(2*us)



Manipulating timeline

Delay:

delay(-2*us)




Manipulating timeline

```
Current software counter (now):
    somewhen_mu = now_mu()
Seconds to machine units:
    time_mu = \
    self.core.seconds to mu(12*us)
```

Manipulating timeline

Setting software counter (*now* cursor):


at_mu(some_value_mu)



Manipulating timeline


Hardware-software counter synchronization:

self.core.wait_unitl_mu(now_mu())



Exercise: timing1.py

- Solution: timing1_solution.py
 - **Goal:** Create 2 pulses using two different TTL methods (on/off and pulse) and a **delay** function. Use two different TTL channels: **self.ttl1** and **self.ttl3**.



TTL methods:

- <TTL channel>.on()
- <TTL channel>.off()
- pulse(duration) hidden delay inside!

Timing functions:

• delay(*duration*)


self.ttl1.on()
delay(2*us)
self.ttl1.off()
delay(1*us)
self.ttl3.pulse(2*us)

| Utility Pag Config | e Language English | Set Date & Time | TekSecure Erase Memory | About | Manage Modules & Options | | 4 Nov 202 06:39:37 |
|--|--|--|---|-------|---|--|---|
| (1) 2.50 \ | / 2 2.50 | V | | | .00µs →▼4.00000µs | 1.00GS/s 10k points | |
| | | | | | | | |
| ande da de las las las las | | | | | | | |
| | | | | | | | |
| DIO SMA 3 | nan de Uptrichten die beiden de Uptrichten der | lan terip yan terip yan terip terip terip terip terip. | Bind to primet | | e dar form går som til opråkt har som til att som | kenfragdrigdfilder dag sjør blir tel for for den store | halandihan kitadi yana saka tining tarihi yina na kujita. |
| | | | | | | | |
| n ni ni in i i i | | | | | | | |
| 10. 10. 10. 10. H | | | Wite Sheet of Street Street | | | | |
| | | | | | | | |
| n manufamuipan ang mang mang man n | | | | | | | |
| | | | | | | | |
| DIO SMA 1 | | legendine the first | and a stand of the s | | aan minaa ke namanikana | nja stalaja Magazer Mani nga dikeja ta Bagazek | 1868.5969104 web-5844-8645 |
| nin (n. 1900) 20 | | | | | | | |
| | Auf Standard Maria State and Street and | ligheidressporgier gipten er | | | | | |
| en La Martin da da alteration D | | | | | | | |
| | | | | | | | |
| н н. 1. | | | | | | | |
| ť. | T | | | | | | |

Exercise: timing2.py

Solution: timing2_solution.py

Goal: Create 2 pulses using two different TTL methods (on/off and pulse), **now_mu()** and **at_mu()** functions. Use two different TTL channels: **self.ttl1** and **self.ttl3**.



TTL methods:

- <TTL channel>.on()
- <TTL channel>.off()
- pulse(duration) hidden delay inside!


Timing functions:

- **now_mu**(duration)
- **at_mu**(time_mu)
- **self.core.seconds_to_mu**(*time_in_sec*)

```
# We need to store the current counter
# value for later use
t = now_mu()
```

```
# This advances the counter by 3 us
self.ttl1.pulse(3*us)
```

```
# Let's move counter to the value
# corresponding to the start of the second
# pulse.
at_mu(t + self.core.seconds_to_mu(2*us))
self.ttl3.pulse(4*us)
```



ARTIQ DSL - what can be done in FPGA?

- Subset of Python:
 - Objects
 - Conditionals (if..else structure)
 - Loops, iterating over lists
 - Exceptions
- System specific:
 - Timing functions
 - Parallel / Sequential blocks
 - DMA
 - RPC


More detailed description: m-labs.hk/artiq/manual/compiler.html



Exercise: timing3.py

Solution: timing3_solution.py

Goal: Generate 1 us long pulse on self.ttl1 followed by 1 us delay and 1 us long pulse on self.ttl3. Just after self.ttl1 pulse print value of now_mu() using print() function.



TTL methods:


- <TTL channel>.on()
- <TTL channel>.off()
- pulse(duration) hidden delay inside!


Timing and other functions:


- **now_mu**(duration)
- **print**(what)


self.ttl1.pulse(1*us)
print(now_mu())
delay(1*us)
self.ttl3.pulse(1*us)


EXCEPTION!















Altering the past

RTIOUnderflowException


Parallel and sequential blocks

```
with parallel:
    self.ttl1.pulse(2*us)
    self.ttl3.pulse(2*us)
```




Parallel and sequential blocks

```
with parallel:
    self.ttl1.pulse(2*us)
    self.ttl3.pulse(2*us)
```




```
with parallel:
    self.ttl1.pulse(2*us)
    with sequential:
        self.ttl3.pulse(1*us)
        delay(1*us)
        self.ttl3.pulse(1*us)
```




Parallel and sequential blocks


```
with parallel:
    self.ttl1.pulse(2*us)
    self.ttl3.pulse(2*us)
```



```
with parallel:
    self.ttl1.pulse(2*us)
    with sequential:
        self.ttl3.pulse(1*us)
        delay(1*us)
        self.ttl3.pulse(1*us)
```



Controlling Urukul DDS



Urukul channel methods

- channel.init() initialize channel
- channel.set(freq, phase, amplitude) freq - float frequency in HZ phase - float phase tuning word in turns amplitude - float amplitude in units of full scale <0;1>
- channel.set_att(att)
 - att float attenuation in SI units [0 .. 31.5 dB]
- **channel.sw** TTL controlling RF *TTL output functions apply, i.e. on(), off(), pulse()*




switch

Exercise: ttl_urukul1.py

Solution: ttl_urukul1_solution.py

Goal: Generate simultaneous self.ttl3 and Urukul channel 0 (self.urukul_channels[0].sw) pulse 400 ns long.




TTL methods:

- <TTL channel>.on()
- <TTL channel>.off()
- pulse(duration) hidden delay inside!

Urukul channel methods

• **channel.sw** - TTL controlling RF switch *TTL output functions apply, i.e. on(), off(), pulse()*


```
with parallel:
    self.ttl3.pulse(400 * ns)
    self.urukul_channels[0].sw.pulse(400 * ns)
```



Exercise: ttl_urukul2.py

Solution: ttl_urukul2_solution.py

Goal: On self.ttl3 generate 3 1 us pulses separated by 2 us delay. Enable Urukul ch. 0 RF output in parallel with TTL output, with the same pattern. Make first RF pulse have attenuation 0 dB, second 6 dB and final again 0 dB.



TTL methods:

- <TTL channel>.on()
- <TTL channel>.off()
- pulse(duration) hidden delay inside!

Warsaw University of Technology


Urukul channel methods

- channel.set_att(att_dB)
- channel.sw TTL controlling RF switch *TTL output functions apply, i.e. on(), off(), pulse()*

Timing functions:

- **now_mu**(duration)
- **at_mu**(time_mu)
- **self.core.seconds_to_mu**(time_in_sec)

```
t = now mu()
with parallel:
     with sequential:
           for in range(3):
                      self.ttl3.pulse(1*us)
                      delay(2*us)
     with sequential:
           # t + 0 us
           self.urukul channels[0].sw.pulse(1*us)
           self.urukul channels[0].set att(6.0)
           # t + 3 us
           at mu(t + self.core.seconds to mu(3*us))
           self.urukul channels[0].sw.pulse(1*us)
           self.urukul channels[0].set att(0.0)
           # t + 6 us
           at mu(t + self.core.seconds to mu(6*us))
           self.urukul channels[0].sw.pulse(1*us)
```



DIO - a closer look at the TTL module

Connections:

- TTL channel 1 output to scope CH1 and TTL channel 5
- TTL channel 3 output to scope CH2
- TTL channel 5 input with signal fed from channel 1

Common TTL methods:

- on()
- off()
- pulse(duration) hidden delay inside!
- sample_input()
- get_sample()
- gate_rising(duration_sec)/gate_falling(dur ation_sec)/gate_both(duration_sec)
- count()
- timestamp_mu(*timestam_mu*)

Optional:

 controller may be equipped with with gateware edge counter



TTL sampling input methods

TTL channel methods:

- sample_input() instructs the system to sample input at current now time marker position
- sample_get() returns value previously sampled at current wall clock position


- for _ in range(5):
 self.ttl5.sample_input()
 delay(1 * us)
- for _ in range(5):
 self.ttl5.sample_get()

TTL examples - exercise TTLSample

Exercise: ttl_sample.py

Solution: ttl_sample_solution.py

Goal: There is a square wave signal generated on TTL channel self.ttl1 that lasts for 8 us and has period of 1us. Sample signal fed to self.ttl5 exactly in the middle of each state, put these values inside **levels** list and print it. You should be able to see a list of the following contents: [1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0].



TTL methods:

- <TTL channel>.sample_input()
- <TTL channel>.sample_get()

Timing functions:

- **now_mu**(duration)
- at_mu(time_mu)
- **self.core.wait_until_mu**(*time_in_sec*)

TTL gate window methods

TTL channel methods:

- gate_rising(duration_in_seconds)
 hidden delay!
- gate_falling(duration_in_seconds) -hidden delay!
- gate_both(duration_in_seconds)
 hidden delay!
- count(*time_mu*)

t0 = now_mu()
gate_end_mu = self.ttl5.gate_falling(100 * ns)
t1 = now_mu()
received = self.ttl5.count(gate_end_mu)
- t2 = now mu()

t1 = t0 + 100 * ns t2 = t1

TTL examples - exercise TTLGatedInput

Exercise: ttl_gated_input.py

Solution: ttl_gated_input_solution.py

Goal: There is a square wave signal generated on TTL channel self.ttl1 that lasts for 8 us and has period of 1us. Count both rising and falling edges of signal fed from self.ttl1 to self.ttl5. Use self.ttl3 output channel as an indicator of when the gate is open. Print the the number of rising and falling edges - expect 16 of them.

Timing functions:

- **now_mu**(duration)
- **at_mu**(time_mu)

TTL methods:

- <TTL channel>.gate both(*time in sec*)
- <TTL channel>.count(*time_in_mu*)
- <TTL channel>.on()
- <TTL channel>.off()
- <TTL channel>.pulse(*duration*)

| | | | | | | 1 - 1 1 - 1 - 1 | | | |
|---|------------------------|--------------|--|----------------|-----------------|--------------------------------|-------------|-----------------------------|---|
| | lent faret in | | |) | human an | | Hanvar | ling to military | |
| not to to to | i n n | | a a a a . | - a- a- a | i Tani si si | ा स स है | at at 🛛 👬 | e na s | an a t a |
| | | • | | | | | | | |
| DIO SMA 14 | , international | All a second | a a freedoment | e a provinsion | £ //k | nt en en frejsjaler ege | jejatopopre | l | inerekanin ang sa |
| | | | | | | | | | |
| | | | | | | | | | |
| titititi (terretaria) Sala na na na na | | | | | | | | | |
| | Very Lance of the last | | an de contraction de | | | | | alt and generative strength | |
| | | | | | | | | | |
| n n n n n n n n n n n n n n n n n n n | | | | | | | | | |
| DIO SMA 3 | | | | | | | | | i yanal da walaka da walaka wa |
| | | | | | | | | | |
| | | | | | | | | | |

TTL examples - exercise TTLGatedInput cont.

Exercise: ttl_gated_input.py

Solution: ttl_gated_input_solution.py


Goal: Find out when RTIOOverflow exceptions occurs. Hint: change the number of events that are to be recorded within the gating period

Timing functions:

- **now_mu**(duration)
- **at_mu**(time_mu)
- self.core.wait_until_mu(time_in
 _sec)

TTL methods:

- <TTL channel>.gate_both(*time_in_sec*)
- <TTL channel>.count(*time_in_mu*)



TTL gate window methods, cont.

TTL channel methods:

- gate_rising(duration_in_seconds)
 hidden delay!
- gate_falling(*duration_in_seconds*) -hidden delay!
- gate_both(duration_in_seconds)
 hidden delay!
- **timestamp_mu**(time_mu)

timestamp_mu(time_mu):

- returns a **timestamp** of the next event gathered in input FIFO, or
- -1 if no event has been recorded within the duration of gate window

gate_end_mu = self.ttl5.gate_falling(100 * ns)

result = self.ttl5.timestamp_mu(gate_end_mu)

TTL examples - exercise TTLGatedTimestamp

Exercise: ttl_gated_timestamp.py

Solution: ttl_gated_timestamp_solution.py

Goal: There is a square wave signal generated on TTL channel self.ttl1 that lasts for 8 us and has period of 1us. Open gate window for both rising and falling edges of signal fed from self.ttl1 to self.ttl5, but instead of counting them, retrieve each event's timestamp and insert into self.timestamps list. You should be able to see these events' timestamps in relation to self.t0 printed out. Note: self.timestamps can hold only 8 elements, so you must make sure not to exceed it's indexes.

. print:timestamp-t0 [us]: 0.16 0.66 1.16 1.66 2.16 2.66 3.16 3.66

TTL methods:

- <TTL channel>.gate_both(*time_in_sec*)
- <TTL channel>.timestamp_mu(*time_in_mu*)

TTL examples - exercise TTLEdgeCounter

Exercise: ttl_edge_counter.py

Solution: ttl_edge_counter_solution.py


Goal: Write missing part of the experiment that generates square-like signal self.ttl1 that lasts 60 us and has period of 1 us. This signal is fed by wire to self.tt15. Count both rising and falling edges of using self.ttl_edge_counter device. Print the number of rising and falling edges. You should see 120 of them. NOTE: use *PERIOD_US* and *N_PULSES* variables to calculate gate duration and to drive outputs with *PERIOD_US* period.

Useful functions:

- **parallel** blocks
- **sequential** blocks

TTL methods:

- <TTL channel>.pulse(*duration_in_sec*)
- <TTL EdgeCounter>.gate both(*time in mu*)
- <TTL EdgeCounter>.fetch_count()



Devices that will be used

- Fastino
 - 32 channel, 16-bit, 2.55 MSPS DAC
 - + / 10 V output range
 - 1 us settlings time
 - o https://github.com/sinara-hw/Fastino/wiki




Basic Fastino (DAC) output - exercise FastinoBasic

Exercise: fastino_basic.py

Solution: fastino_basic_solution.py

Goal: Output any sine wave on Fastino channel. Generate samples in a provided loop. Parametrize your code using **Amplitude** and **sample_num**. Then try to increase **sample_num** and delay multiplier.



Fastino methods:

• set_dac(dac=0, voltage)

Warsaw University of Technology

Timing functions:


• **delay**(duration)


Precalculating waveforms - exercise FastinoPrepare

Exercise: fastino_prepare.py

Solution: fastino_prepare_solution.py

Goal: Write a loop that calculates a sine wave in a **prepare** function. Parametrize your code using **Amplitude** and **sample_num**. Then write code that prepares samples with square, sawtooth and triangle functions. Normalize your sequence to **Amplitude**. Then try changing **sample_num** and delay multiplier. What is the maximum number of samples now?






Methods:

- List comprehension
- Change oscilloscope horizontal scale in dashboard when needed

Interpolation - exercise FastinoInterpolation

Exercise: fastino_interpolation.py

Goal: Use dashboard to change parameters, functions, enable/disable interpolation, see how it changes output shape, levels, delay.



| Function | Sawtooth | C |
|------------------------|----------|---|
| Amplitude | 2 V 🔷 | C |
| Sample_number | 16 | C |
| Enable_interpolation | | C |
| Interpolation_rate | 8 | C |
| Delay_multiplier | 8 | C |
| Scope_horizontal_scale | 10 us 🔹 | C |


Notes:


- You may copy your functions from previous exercise to fastino_interpolation.py.
- When interpolation is enabled Fastino will only accept one input sample per input sample period.

Interpolation - exercise FastinoInterpolation

Exercise: fastino_interpolation.py

Goal: Use dashboard to change parameters, functions, enable/disable interpolation, see how it changes output shape, levels, delay.






Notes:


- You may copy your functions from previous exercise to fastino_interpolation.py.
- When interpolation is enabled Fastino will only accept one input sample per input sample period.

Interpolation - exercise FastinoInterpolation

Exercise: fastino_interpolation.py

Goal: Use dashboard to change parameters, functions, enable/disable interpolation, see how it changes output shape, levels, delay.





Notes:

- You may copy your functions from previous exercise to fastino_interpolation.py.
- When interpolation is enabled Fastino will only accept one input sample per input sample period.

Sampler ADC v2.0 Urukul DDS

+



Frame Grabber + Camera








Fastino

or

Shuttler







Warsaw University of Technology

https://github.com/elhep/artig_dax_tutorial_materials

- Paweł Kulik
- Mikołaj Sowiński
- Jakub Matyas

If you have any questions, feel free to contact us:

- pawel.kulik@pw.edu.pl
- mikolaj.sowinski@pw.edu.pl

