

# HV-MAPS developments at KIT

**Ivan Peric**

**www.kit.edu**



- Monolithic sensors for particle physics
- Third funding period
- Three monolithic structures were mostly used: MAPS with small charge collection electrode (InMAPS), HV-MAPS or HVCMOS sensors with large collection electrode. SOI sensors are the third technology
- Within this project we are designing the HVCMOS sensors



In the case of HVCMOS, the sensor diode is a deep n-well in psubstrate. Electronics is embedded inside n-well



- HVCMOS sensors can be implemented in almost every CMOS process
- The sensor properties depend on substrate resistivity, substrate type (epi- or uniform), breakdown voltage between the deep n-well and substrate
- The most of our sensors have been implemented in hv7sf 180nm HVCMOS technology
	- In past offered by IBM, AMS and TSI, presently only supplier AMS
- 130nm SiGe BiCMOS process of IHP  $\Box$
- High speed HBTs with transit frequency >300GHz. Very fast circuits can be implemented m
- HVCMOS sensors can benefit from these transistors. The rise time of the signal at the amplifier output depends on transistor transconductance. HBT can achieve larger transconductance for equal bias current as MOSFETs
- IHP is ready to add process modifications. High resistivity and epi-layer wafers can be used.  $\Box$ LGAD structure has been successfully implemented in the IHP process. Deep p-well possible



- AtlasPix3 the first reticle size HVCMOS sensor in 180nm HVCMOS technology m
- High resistivity substrates of 300Ωcm
- Pixels of 50µm x 150µm u
- Chip size 2.2 cm x 2.0 cm, matrix size 19.8 mm x 18.6 (132 x 372) n





Pixels contain amplifiers and comparator with threshold tune circuit $\blacksquare$ 





Triggered and untriggered (continuous) readout  $\Box$ 





For AtlasPix and other sensors, have developed a modular test system called Gecco that is based **In** of several PCBs, commercial FPGA board and self-made software a firmware. The test system can be used for single chip tests and as beam telescope





- Some results at KIT n
- Threshold can be tuned to 800e, threshold dispersion 60e, noise around 70e
- Example: <sup>55</sup>Fe source measurement u





### Engineering runs (2019-2023)



**9**



Generic sensor structure  $\Box$ 







# TECHNOLOGY IMPROVEMENTS









- Pixel dimensions were reduced from 50um (Atlaspix) to 25um ("Telepix" chips)  $\blacksquare$
- We have introduced new pixel-amplifier structures: from PMOS (Atlaspix) to faster NMOS and  $\Box$ novel CMOS amplifier.



- PMOS amplifier  $\Box$
- Standard amplifier  $\mathcal{L}$





NMOS amplifier  $\overline{\phantom{a}}$ 





- CMOS amplifier  $\Box$
- Combination of both П





- New pixel-comparator designs were introduced: CMOS that requires isolated PMOS and  $\blacksquare$ "distributed" (split between pixels and periphery). The designs were tested and compared.
- All variations were tested, which was possible by connecting different matrices to same digital part $\Box$



- NMOS comparator  $\Box$
- Standard does not need deep p-well, used in Atlaspix3 n









- CMOS comparator  $\Box$
- Needs deep p-well, should reduce delay dispersion n





- Distributed comparator  $\blacksquare$
- No crosstalk, little detector capacitance
- Needs two lines / pixel $\blacksquare$





We have also designed a TDC circuit that is small enough to be placed in every hit buffer. The  $\Box$ TDC works as time stretching



The hit time is measured by storing two time stamp values  $\Box$ 





The hit time is measured by storing two time stamp values  $\Box$ 





# Time to digital converter





## Time to digital converter





- Intrinsic TDC time resolution is high (single TDC 56ps, with averaging 24ps rms, preliminary)
- Some issues with nonlinearity (probably crosstalk, can be tested in MuPix20)



 $\mathbf 0$ 

 $-40$ 

 $-20$ 

 $\mathbf 0$ 

Fit-Measured [TDC]

20

40



We could improve the time resolution from about 4.5ns RMS (Atlaspix) to better than 2.4ns П (Telepix chips). Further improvement should be possible with PandaPix which will be tested soon. With PicoPix sensors (that we develop for Mu3e), < ns was measured. Measurements are ongoing and preliminary



PicoPix - Time resolution measured with Sr-90 about 0.9ns



- VertexPix: Pixel sensor for vertex layers at future experiments in 130nm SiGe BiCMOS  $\blacksquare$ technology
- Goals: high time- and spatial-resolution, high rate capability, fast data transmission **Tale**
- PandaPix: HV-CMOS pixel detector with high time and energy resolution in wide dynamic range  $\Box$ for particle identification



## VERTEXPIX



- Pixel sensor for vertex layers at HL-LHC in 130nm SiGe BiCMOS technology n
- **Specifications**
- Particle rate 100/25 ns/cm<sup>2</sup>
- Data transfer: 10Gb / link
- We have chosen the 130nm SiGe BiCMOS of IHP technology for this sensor development
- Fast SiGe bipolar transistors (HBT) and CMOS transistors that can be used in a pixel signal  $\Box$ amplifier to improve time resolution
- 130nm gate-length n
- Radiation-hard libraries
- The technology is used for particle physics experiments FASER experiment  $\Box$
- Customized technology developments for HEP applications  $\Box$
- High resistivity substrates
- p-well isolation for HBTs  $\Box$
- Isolation for PMOS transistors (deep p-well)m



We have implemented test matrices, building blocks (TDC, DAC, Reference) and fast serializers. $\overline{\phantom{a}}$ 



Test chip with 8-1 multiplexer for 10Gbit/s data transmission  $\Box$ 





Test chip 500µm x 800µm







- Test setup  $\Box$
- Data transmission at 10Gbitps tested П



PCB with Chip Bonded chip





- Test matrix is rather simple (analoge readout). Timewalk is very small thanks to fast amplifiers. n This promises high time resolution
- DACs and references were tested



Active pixel array, laser scan Active pixel array, Sr-90 signal Signal rise time  $\sim$  1ns

DAC and band gap reference test at different temperatures



- VertexPix submission in summer 2024 m
- Intended pixel size 50x50µm
- The pixel electronics will use HBTs m
- Difficulty: HBT has base current (unlike MOSFETs with no gate current)
- New type of feedback circuit with leakage current compensation
- Pixel contains amplifier, feedback, comparator and TDAC  $\Box$
- CMOS comparator requires deep p-well isolation, which IHP added such to the process
- It requires change of the deep n-well energy (depth)  $\Box$
- Digital part contains hit buffers (to measure time and tot), EOC buffers, readout state machine П serializer with 8b10b conversion and configuration registers
- The entire digital part will be synthesized $\Box$



## PANDAPIX



- High time resolution of 1ns RMS enables efficient track reconstruction and possibly particle identification by time of flight
- Energy resolution in wide dynamic range 100ke with 100e noise for dE/dX measurements and particle identification
- Goal: pixel size: 80 µm x 80 µm, chip size: 1 cm x 2 cm





- ASICs  $\blacksquare$
- PandaPix2020  $\blacksquare$
- PandaPix2021  $\Box$
- PandaPix2023 $\Box$



- Chip Size:  $\sim$  5 mm x 5 mm
- Pixel Matrix: 29 columns x 62 rows
- Pixel Size: 50 µm x 165 µm
- Two comparators per pixel
- Each comparator one hit buffer in periphery, measures time of arrival and time over threshold. TDC in every hit buffer
- End of Column buffers
- Synthesized readout control unit
- Current and voltage DACs, registers







Double measurement (peak detector)  $\blacksquare$ 





Double measurement (peak detector)  $\blacksquare$ 





Double measurement  $\overline{\phantom{a}}$ 





High dynamic range  $\blacksquare$ 



High dynamic range  $\blacksquare$ 

**VENT**<br>Neritalitut für Technilogie





- Measurements on the PandaPix2021 test chip D
- Energy resolution with SNR>1000 possible
- Better SNR on slow comparator **Tale**



- For 32ke amplifier does not saturate, maximum signal limited by injection circuit

- The average ToT noise is about 48 ns for slow comparator. Its gain can be obtained by fit and it is 0.413 ns/e. If we divide the ToT by gain, we obtain the noise in electrons as 116 e.



- Time resolution <1ns should be possible  $\Box$
- Time walk is ~ 20ns for signals > 3000e but it can be compensated





Threshold dispersion is <60e, both comparators can be tuned $\Box$ 







- PandaPix2023 n
- Uses two stage amplifier and one comparator
- Second amplifier improves energy resolution by TOT n
- Pixel size 80µm x 80µm
- Uses deep p-well and isolated amplifier
- Test system ready, results soon  $\blacksquare$





- We presented **In**
- VertexPix: Pixel sensor for vertex layers at HL-LHC in 130nm SiGe BiCMOS technology
- Goals: high time- and spatial-resolution, high rate capability, fast data transmission  $\blacksquare$
- PandaPix: HV-CMOS pixel detector for particle identification in 180nm HV-CMOS technology
- High time resolution and energy loss measurement with wide dynamic range H.
- Additional Activities in backup slides  $\Box$
- HITPix: HV-CMOS beam monitor
- MightyPix: Sensor for LHCb upgrade  $\Box$
- TelePix: Sensor for DESY telescope  $\blacksquare$
- ASTROPix: Compton telescope u
- PicoPix: Sensor for Mu3e timing layer n



#### Backup slides $\blacksquare$



# BEAM MONITOR PROJECT



- Heidelberg ion beam therapy facility (HIT) n
- At HIT, cancer tissue is treated using proton and carbon ion beams
- Less radiation dose outside the target volume



Treatment room







Beam monitor







HIT aims MRT-compatible replacement/upgrade of the existing beam monitor n





- Our beam monitor would be based on HV-CMOS pixel sensors n
- The detector would consist of sensors chips glued to the foil with printed connections







- Sensor specifications are **In**
- Detection of light ions (protons to oxygen)
- MR compatibility (magnetic field) u
- Dose rates (example) 3x10<sup>9</sup> protons/s for a beam spot of 33mm (FWHM) n
- Beam spot 1mm 13mm (carbon)/33mm (proton) FWHM
- Position measurement in ≤ 100μs  $\Box$
- Accuracy position  $\leq 0.2$ mm  $\Box$
- Sensitive area ≥ 25x25 cm  $\Box$
- Radiation tolerance to 10<sup>15</sup> particles (protons and carbon, different energies) at the innermost cm<sup>2</sup> П per year
- Thickness  $\leq 1$ mm (all layers)  $\Box$



- We have designedseveral 5x5mm<sup>2</sup> test chips and two 1cm<sup>2</sup> prototypes
- The pixel electronics is rather complex
- Amplifier, comparator, 8 bit counter and adder
- High-rate capability implemented by using counters



The digital cells generate fast 1.8V signals and a lot of noise To shield the sensor electrode from noise, we have added an additional layer – the deep p-well.







KIT

Image of the carbon beam obtained with counters



0 5 10 15 20

0

F

0

15

20

ow

The adders of at the end of each column allow measurement of the beam projection. The beam intensity was  $2 \times 10^6$  carbon ions/s at an energy of 423.44 MeV/u.

 $-100$ 

Column

 $-200$ 

 $-300$ 

 $-400$ 

 $-500$ 

 $-600$ 

700 뽚



Tests in magnetic field have been performed $\overline{\phantom{a}}$ 





- Multichip modules have been built  $\blacksquare$
- Better resolution with new chips





Proton beam **Beam** scan



Mean Cluster Size (Pixels)





# OTHER PROJECTS



- Further developments
- MightyPix
- Sensor chip for tracking detector upgrade at LHCb
- The Mighty Tracker is the planned upgrade of the downstream tracking system. It is a hybrid detector making use of both scintillating fibres (SciFi) and HV-MAPS technology.
- In total over 46000 silicon sensors should cover an area of 18 m<sup>2</sup>



As preparation work, in 2022 we performed tests with a large HV-CMOS sensor – ATLASPIX



First prototype MightyPix1 has been designed and submitted within the "TELEPIX" engineering run



- TelePix large HVCMOS sensor (sensor area 1cm x 2cm) for DESY telescope upgrade. The pixel n width is 25μm. Produced in an engineering run in 180 nm HVCMOS technology by TSI.
- Uses deep p-well and CMOS comparator
- TDC in every hit buffer
- Time resolution of 3.45ns measured with large chipI.





- ASTROPIX will be a HV-CMOS monolithic sensor with very low power consumption and fully U depleted substrate.
- Sensor for Compton telescope



The Compton telescope would consist of 40 layers, with total area of 25m<sup>2</sup>and 64000 chips.





A full reticle prototype ASTROPIX3 (area 4cm<sup>2</sup>)

Simulation of full depletion



- PicoPix in SiGe BiCMOS  $\blacksquare$
- Sensor for Mu3e-upgrade timing layer
- Goal: 100ps time resolution $\Box$





- CMOS-alternative: PicoPix in TSI HV-CMOS 180nm technology
- Pixel size 165µ x 165µm
- Novel voltage amplifier



### Time resolution measured with Sr-90 about 0.9ns



H25: A test matrix with DMAPS-like pixels (low fill factor) that use deep p-well. The pixel size is  $\Box$ 35µm x 25µm





### H25MAPS



### Design – Hui Zhang (KIT)