


CMOS VERBUND MEETING 2024


# ALL-SILICON LADDER CONCEPT FOR CMOS MONOLITHIC PIXEL DETECTORS

J. Dingfelder<sup>B</sup>, J. Grosse-Knetter<sup>G</sup>, H. Krüger<sup>B</sup>, C. Lacasta<sup>V</sup>,  
C. Marinas<sup>V</sup>, A. Quadt<sup>G</sup>, A. Ulm<sup>B</sup>, M. Vogt<sup>B</sup>


Affiliations: U. Bonn (B), U. Göttingen (G), IFIC Valencia (V)



# MOTIVATION




Vertex detector (VXD), Belle II



CMOS sensor TJ-Monopix2

Belle II LS2 in ~2030

- Opportunity to upgrade the vertex detector
- Monolithic active CMOS pixel sensor OBELIX, evolving from TJ-Monopix2
- L1+L2: self-supporting, air cooled
- L3-L5: CF structure, water cooled
- Low material budget  
0.2%  $X_0$  (L1+L2) ... 0.8%  $X_0$  (L4+L5)



L1, L2: **iVTX**

L3-L5: **oVTX**

- Target: First complete prototype **OBELIX-1 fabricated Q2 2024**

- Main functionalities done
- Final integration on-going
- Simulation/verification = main activity

- Guidelines


- Keep pixel matrix core from **TJ-Monopix2** but **enlarged** to reach sensitive width along  $z \sim 3$  cm
- Adapt digital logic to Belle II triggering
- **Short integration time**  $< 100$  ns and trigger rate of 30 kHz

- Sensor layout & powering

- Baseline matrix powering sticks to TJ-Monopix2 with **additional on-sensor regulators**  $\rightarrow \sim 500$   $\mu\text{m}$  insensitive gaps along the sides


- Power dissipation

- Decreasing timing resolution from 25 ns to 50 ns could reduce power dissipation from clock propagation within matrix  $\rightarrow$  Dissipation closer to  $\sim 100$  mW/cm<sup>2</sup>






# OBELIX-1 LAYOUT




# ALL-SILICON LADDER CONCEPT

## Common module-building approach



## All-silicon ladder approach





# ALL-SILICON LADDER CONCEPT

## All-silicon ladder


- Single piece of silicon
- 4 sensors cut in one piece from the wafer

## Post-processing of wafer



- Redistribution metal layers for data and power
- Heterogeneous backside thinning



B: Coques  
 Temperature  
 Type: Temperature  
 Unit: °C  
 Temps: 1 s  
 03/06/2022 10:57



$T_{MAX} \sim 20^{\circ}C$   
 $\Delta T < 5^{\circ}C$




ladder backside

Thermal and airflow simulations for Belle II iVTX (IJClab, Paris)

# ALL-SILICON LADDER LAYOUT


First RDL demonstrator with resistive heaters instead of CMOS sensors




Metal system:

- Resistive heaters: 1.5  $\mu\text{m}$  Al
- 2 RDL metal layers: 4  $\mu\text{m}$  Cu
- Top metal finish: NiAu for wire-bonding, SMD soldering

Ladder dimension: 143 x 20.4  $\text{mm}^2$   
 Dummy heaters ( $\sim 10 \Omega$ ): 30 x 20  $\text{mm}^2$




CMOS sensor example: Power domains, power pad locations



# ALL-SILICON LADDER FABRICATION

## Main fabrication steps:

- Alternating deposition of metal (4  $\mu\text{m}$  Cu) and polymer (7  $\mu\text{m}$  Polyimide)
- Photo lithography, wet chemical patterning







- First polymer layer “VIA1”
  - Openings above sensor bond pads
- First RDL metal “M1”
  - Contacts to sensor bond pads
- Second polymer layer “VIA2”
  - Openings to M1
- Second RDL metal “M2”
  - Contacts to M1
- Passivation layer “VIA3”
  - Openings to M2
- NiAu bond pads “M3”
  - Contacts to M2



# ALL-SILICON LADDER FABRICATION

RDL process documentation of the first demonstrator produced by IZM Berlin

Characterization of layer topography, wafer flatness etc.




Pictures by IZM Berlin

## ALL-SILICON LADDER DEMONSTRATOR

First RDL demonstrators: 8 Wafers (725  $\mu\text{m}$ , 400  $\mu\text{m}$ , 300  $\mu\text{m}$ )

Production finished smoothly








# ALL-SILICON LADDER DEMONSTRATOR

## Mounting holes

- IZM: Etching is very difficult. Combination of etching and backside-thinning?
- Lidrotec GmbH (Bochum) suggested by IZM
  - “2.5D” Laser cutting, arbitrary shapes, low thermal stress
  - ~4-5 months lead time






Generic R&D for future colliders (e.g. FCC)

→ German Si-D Consortium

- U. Bonn, TU Dortmund, U. Göttingen, HLL
- Sharing of infrastructure
- Development of designs and methods for low-material all-silicon CMOS modules
- Design & Simulation, wafer processing, characterization, system integration

Prototyping:

- 360 m<sup>2</sup> clean room area in Bonn
- Processing of 200 mm wafers
- Micro structuring (MLA, chemical patterning)
- Micro interconnect technology



Cleanroom in Bonn: MLA, wetbenches, characterization

## All-silicon ladder concept evaluation

- Low material budget applications
- Reduction of components
- First RDL demonstrator

## Use case: Belle II iVTX

- Opportunity for vertex detector upgrade in 2030
- Evaluation of system aspects (Valencia)

## Generic R&D for future colliders

- Collaboration to develop designs and methods
- Starting cleanroom activities