

# Ultra-thin hybrid pixel detectors

20.06.2024, CMOS Verbundsmeeting Dortmund


<u>Yannick Dieter</u>, J. Dingfelder, F. Hügging, S. Zhang (Uni Bonn), T. Fritzsch (IZM)






#### ULTRA-THIN HYBRID PIXEL DETECTORS

- Main idea: reduce material budget, i.e. detector thickness as much as possible while keeping benefits of hybrid approach
  - Separate development of two entities (sensor + R/O electronics)
  - Fine-pitch interconnection between R/O channels and sensor channels
  - Thinning of R/O chip and sensor to minimum
- Goal: Ultra-thin hybrid pixel detector -> for future tracking experiment
  - 50 100 um thin pixel sensor
  - ~20 um thinned R/O chip
- Need of different bonding technique



#### Ultra-thin hybrid pixel detector






## WAFER-TO-WAFER BONDING

- Special technique required to realise ultra-thin hybrid pixel detectors -> Wafer-to-wafer bonding
  - Allows for fine pitch bonding (down to a few micrometer)
  - Thin sensor-chip stacks
- Important: Requires "matching" wafers for sensor and R/O chip
  - Same wafer diameter -> typically 200/300 mm wafers
  - Same wafer arrangement of structures
  - ➔ Timepix3 as readout chip
  - → Dedicated submission of passive CMOS LFoundry sensors matching the Timepix3 layout



## W2W BONDING – PROCESS FLOW

- Process developement currently done by IZM (including thinning)
- Readout chip wafer with Cu/SnAg pillars (red)
- Cu/Sn bonds will be supported by spin coated, photo-structured polymer layer (green) applied to sensor wafer
- -> polymer hybrid wafer bonding
- Bonding (simplified): wafers joined by applying pressure and thermal curing






## W2W BONDING - PROCESS EVALUATION

- Many process parameters to optimise:
  - Type of polymer
  - Bond layer thickness
  - Planarity
  - Curing temperature
  - Pressure
  - ....
- Preliminary process results:
  - 20 um polymer layer thickness
  - 13 15 um pillar height (across wafer)
  - 4 6 um Cu pad height
  - Good solder transfer from CuSnAg-pillar to Cu pad, but some are not connected


Taken from IZM





#### **CMOS PIXEL SENSOR - RECAP**

- Starting point for sensor: passive CMOS sensors developed in LFoundry 150 nm technology
- Radiation tolerant n-in-p pixel design in 150 nm CMOS technology
- CMOS fabrication process offers 200 mm wafers -> fit to Timepix3 wafers
- Towards "thin hybrid sensor":
  - Copy layout from former submissions
  - Adjust pixel size to Timepix3
  - Dedicated wafer layout matched to Timepix3 wafer






More information about passive CMOS sensors: <u>"Development and Characterisation of</u> <u>Passive CMOS Sensors for</u> <u>Pixel Detectors in High Radiation Environments", Y. Dieter</u>



#### **CMOS PIXEL SENSOR - DESIGN**

- Strategy: "copy" layout from former passive CMOS submissions in LFoundry
  - Match pixel size with timepix3 pixel size -> 55 um pixels
  - Increase n-well size to 35 um -> keep 8 um spacing between n-well and p-stop
  - Poly-silicon bias resistor implemented (and bias grid)
  - N-ring surrounding the pixel matrix -> 32 um spacing between n-ring and p-well (from 1st guard ring)
  - Five n+p guard rings





#### pixels n-ring guard rings (5x) 35 um p n p p n p n p n p n 55 um p-type substrate




#### **CMOS PIXEL SENSOR - SUBMISSION**

- Full engineering run at LFoundry
  - Wafer2wafer bonding requires custom wafer layout
  - Reticle has to match with Timepix3 for proper overlay
- Will get 25 wafers on high-resistivity Cz-Si and 150 um thickness
- Final details to be discussed with LFoundry
- Aim to start engineering run end of June









- **SUMMARY**
- Goal of AIDA project is ultra-thin hybrid pixel detector using wafer-to-wafer bonding technique ٠
  - 50 100 um thin sensor (passive CMOS sensor) —
  - ~20 um thin readout chip (Timepix3)
- Wafer-to-wafer bonding technique currently established at IZM ٠
- Dedicated submission of passive CMOS sensors in 150 nm LFoundry process on the way ۲

Thank you for your contribution to the submission of the passive CMOS sensors!




## BACKUP



#### LAYOUT VERIFACTION

- Design rule checks (DRC)
  - Checks if spacings, width, ovelaps, etc. of various layers are ok to ensure proper production of layout
  - "Geometrical" check
  - → Found a few DRC violations in design which should have been also present in former submissions (to be discussed with foundry)
- Layout vs schematic (LVS) -> thanks Ned for helping me!!
  - Checks if (drawn) layout is equal to schematic
  - "Connectivity" check
  - → LVS is clean



#### GND/bias grid

Bump pad

Poly-Si





- A few DRC violations
- RES\_POLY2.MINWIDTH:
  - poly-silicon bias resistor width is 0.15 um (< 1.0 um)</li>
  - done in the same way as in former submissions -> okay?
- SIL.WIDTH/AREA:
  - passivation opening of pads too small (12 x 12 um octagon)
  - done in the same way as in former submissions -> okay?
- Various density checks on DIFF, POLY2 ME3/F


<b>T</b> Fil	lter:	Show	A11 `	1	TOP,	9 F	lesu]	lts	(in	9 of	11	С
	\$ Chec Chec Chec Chec Chec Chec Chec Chec	k / C k RES k SIL k SIL k DIF k POL k POL k ME3 k MEF	ell _POL .WID .AREF .MINI .MINI .MINI .MINI	/2.MII TH DENS. DENS. DENS. DENS. DENS.	1 1 2 1 1 1		5 5) Cł 1-Ver	neck	: POL : Pol	.,MINI .ugon.	. Ci	
SI POL↓M CMA	INDENS CRO MI	6.2 { INDENS	@ PC	L Y2DE LOB F	NSIT		loba SITY	1 m	inim 25	um de	nsi	.t



#### LAYOUT VS SCHEMATIC

- Check if physical layout corresponds to schematic of "pixel"
- LVS run on single pixel and top layout to check ",wiring" of pixels:
  - Bias grid
  - Polysilicon bias resistor
  - Bump pads
  - Floating pstop

#### GND/bias grid







## LVS – SINGLE PIXEL

- Created complete single pixel:
  - Implantations, pstop, ....
  - Bias resistors and "bias grid"
  - Bump pad
- Pins:
  - Connection to bias grid: vbiasgrid (M\_F)
  - Connection to bump: vbump (M\_F)
  - Connection to pstop: vpstop (M2)

-> "clean" TVS (except polysilicon discbrepancy in T/M, but expected)






lts	Call Lagout Cell / Type	Source Cell	Count	Nets	Instances	Ports
xtraction Results	E 🗙 pix_nw_30_55_central_full 🔀	pix_nw_30_55_central_full	1	3L, 3S	1L, 15	3L, 3S
omparison Results	Discrepancies		1			
Apar 2001 Nosu20	X Property Errors		1			
C Results	Discrepancy #1					
RC Sunnary						
ts						
traction Report						
/S Report						
ules File						
nfo						
inder						
chematics	Cell pix_nw_30_55_central_full (1 Property Error					
	X Discrepancy #1 in pix nw 30 55 central full	SOURCE NAME				
ptions	A Discrepancy #1 in pix na 30 55 central full					
	R0(-4.7307.680) R(RPPOLYHE) 1: 198.5 u 2: 0.15 u	000/00_0_0_0_0_0/000000000000000000000				



## LVS - FULL PIXEL ARRAY (1)


- Full pixel array: 256 x 246 pixels (62976 pixels)
- Schematic:
  - Bias grid connected via 62976 polysilicon bias resistors to 62976 bump pads
  - Floating pstop (not connected)
- Pins:
  - 2x bias grid probing pad (check if those are properly wired): vbiasgrid
  - 62976x bump pad: vbump





- Warning is actually good
- We created two labels of "vbiasgrid" (bottom and top probing pad)
- "Stamping conflict" tells us that the two labels are on the same net, i.e are connected

📁 🖌 🔍 🛯 🖉	Search * 4 >	
+ Navigator d'×	* Extraction Results ×	
Results * Letraction Results ERC * Softchk Database * ERC Results ERC Sunmary Reports	Image: Constraint of the second s	Count 3 3
■ Extraction Report Rules ■ Rules File View O Info M Finder D Schematics	Cell TOP (3 Stamping conflict)  Amaining: <u>11 in TDP</u> HMMNDS: Stamping conflict in SCONNECT - Multiple source nets stamp one target net. Net 12 is selected for stamping.  Rejected nets: 67 89 10  WMMNDS: Stamping conflict in SCONNECT - Multiple source nets stamp one target net. Rejected nets: 67 89 10  WMMNDS: Stamping conflict in SCONNECT - Multiple source nets stamp one target net. Rejected nets: 67 89 10	
Ð-Layout Setup @Options	▲ Warning: #3 in IDP WHYNING: Statute conflict in SCONDECT - Multiple source nets stamp one target net. Net 12 is replacing for stamping. Rejected nets: 6 7 8 9 10	



LVS - FULL PIXEL ARRAY (2)



#### LVS - FULL PIXEL ARRAY (3)

#### • Soft connectivity check

<u> </u>	
+ Navigator d*	h Extraction Results 🗙 Softchk Database 🗙
Results * Extraction Results ERC * Softichk Batabase * ERC Results ERC Summary Reports Extraction Report Rules Rules File View * Info * Finder O'Schematics	Filter: Show All       @ TOP, 54 Results (in 2 of 9 Checks)         @ Ag Oneck / Cell       Results         @ Oneck SOFTCHK NHELLS UPPER.       0         Check SOFTCHK NHELLS UPPER.       0         B X Oneck SOFTCHK NHELL SUPPER.       0         B X Oneck SOFTCHK NHELL SUPPER.       0         Check SOFTCHK NHELL SUPPER.       0         B X Oneck SOFTCHK NHELL SUPPER.       0         Check SOFTCHK NHELL SUPPER.       0         Check SOFTCHK NHELL SUPPER.       0         B X Oneck SOFTCHK NHELL SUPPER.       0         Check SOFTCHK NHELL SUPPER.       0
⇒Layout Setup	6) Check SOFICHK SUBSTRATE UPPER., Cell IOP: 2788-Vertex Polygon
©Options	DN M 6 2788-Vertex Polygon. Coordinates in cell TOP { 501-5 19557-92 5 1957-9
	Net 12 is selected for stamping. Rejected nets: 67 8 9 10 Net 12 is selected for stamping.
⊕ Layout Netlist TOP.sp	_ D # X



## LVS - FULL PIXEL ARRAY (4)

#### • Electrical rule checks

📁 🖌 🔍 🛯 🎆		
+ Navigator & *	<sup>34</sup> Extraction Results X Softchk Database X ERC Results ×	
Results <sup>01</sup> AExtraction Results	Filter: Show All       #TOP, 33 Results (in 3 of 7 Checks)	/ - 88 -
ERC	Check / Cell Results 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33	Ľ
X Softchk Database X ERC Results	Check FLOATING_PTAPISO 0 Check FLOATING_SUBSTRATE 1	
ERC Summary	EX Check FLOATING_BULK 1 EX Check FLOATING_NWELL 31	
Reports	Check FLOATING_NWELLISO 0	
Rules	Check FLOATING_NISO 0  Check FLOATING_DWELL 0	
Rules File View		
🕧 Info		
₩ Finder • Schematics		
DLayout		2
Setup		2
Options		
	Rule File Pathname: /tmp/udieter/LVS/_calibre.lvs_	2
		K
⊕ Layout Netlist TOP.sp	_ D# X	