



### HEAVY-ION PHYSICS AT LHCB - CONTRIBUTION OF IRFU TO LHCB TRACKING UPGRADE BENJAMIN AUDURIER FOR THE LQGP GROUP - CSTD DPHN - 12/06/24






### Presentation of the detector





# UT and the tracking system




Mandatory to tackle the ghost rate 

Mandatory for all tracks 






## Preliminary results for Run 5 PbPb



DownstreamTrack: Decay Down\_Exclusive\_tight eta[2,5], p>5GeV



### Simplest model possible, to be improved




### LongTrack Efficiency


	Efficiency	Ghos
рр	90 %	24
PbPb (Central)	80 %	39

### **Downstream Efficiency**

	Efficiency	Ghos
рр	85 %	27
PbPb (Central)	78 %	38




## Specifications for pixels



Cez






Space resolution	$5 \ \mu m$	$< 10 \ \mu m$
In-time efficiency	> 99% within 25 ns	> 99% within 25 ns
Time resolution	O(1 ns) for BX tagging	few ns for BX tagging
Radiation dose	$3.10^{15}$ 1 MeV $n_{eq}/\text{cm}^2$ , 240 Mrad	$6.10^{14} \ 1 \ { m MeV} \ n_{eq}/{ m cm^2}$
Maximum data rate	$4.5~{ m Gb/s}$	2  Gb/s
	(without ToT in data)	(with ToT in data)
	$160 \text{ MHz/cm}^2$	
	$(6 \text{ hits/BX/cm}^2 \text{ in pp})$	
Power consumption	$100-300 \text{ mW/cm}^2$	$< 150 \text{ mW/cm}^2$



## Options for the pixels



Typical pixel size: 50 x 150 µm<sup>2</sup> ٠

- Circuitry inside the collection well ٠ (requires high field: "HV-CMOS")
- High radiation hardness •
- Higher noise (high capacitance) ٠
- Higher power consumption •
- Possible cross-talk (digital to • sensor)




Technology Sensor AMS/TSI 180 nm MightyPix COFFEE SMIC 55 nm









### Small collection electrode

- Typical pixel size:  $30 \times 30 \ \mu m^2$
- Circuitry outside the collection well (requires low/moderate field: "LV-CMOS")
- High radiation hardness thanks to process modification (increase of depletion zone)
- Lower noise (low capacitance)
- Lower power consumption
- Less sensitive to cross-talk


### Technology Sensor TowerJazz 180 nm MALTA SPARC TPSCo 65 nm

### Technology Sensor LF 150 nm MonoPix





## Original baseline



4 planes, 48 staves, 1728 modules, 24128 sensor chips




### **Preliminary design**:

- 4 detector planes, at Z positions similar to the current UT
- Each plane is composed by 12 staves, covering ~1672 mm in X, with 2 mm overlap
- Each stave is composed by 36 modules, covering ~1355 mm in Y
- Each module is composed by 2x7 sensor chips of ~ 2x2 cm2
  - In the outer regions of each plane, dual modules are \* used
- Central hole (beam pipe) of (±39mm)x(±37mm)





### New baseline




4 planes, 40 staves, 1280 modules, 17920 sensor chips




### \* Preliminary design:


- 4 detector planes, at Z positions similar to the current UT
- Each plane is composed by 10 staves, covering ~1672 mm in X, with 2 mm overlap
- Each stave is composed by 32 modules, covering ~1355 mm in Y
- Each module is composed by 2x7 sensor chips of ~ 2'2 cm2
  - \* In the outer regions of each plane, dual modules are used
- Central hole (beam pipe) of (±39mm)x(±37mm)



## Conceptual design




<u>cea</u>






### Readout scheme







## Current detector modeling


Detector description has been developed for the large electrode solution (HV-CMOS). The default design with 4 layers and 12 stave/layer applied

For scoping document studies, the scenarios with less layers OR less staves also ready

- 3-layers design
- 10-stave design

For the small electrode solution, development ongoing


Simulation used for the tracking studies








### Different module designs







### © SUBATECH, Nantes




### **Target budget: 1%X<sub>0</sub> per plane**

Scenario (Thickness 200µm)	%X <sub>0</sub> /plane
Optimise IpGBT e-links	0.77
No VTRx+ in modules	0.63
No IpGPT nor VTRx+	0.46

Scenario (No lpGPT + VTRx+)	%X <sub>0</sub> /plane
Thickness 200µm	0.46
Thickness 100µm	0.41
Thickness 50µm	0.38

Does not include the cooling + UT box





### **Comparison between scenarios**

	Baseline	Middle (1.3)	Middle (1.0)	Low
L <sub>peak</sub> (cm <sup>-2</sup> s <sup>-1</sup> )	1.5x10 <sup>34</sup>	1.3x10 <sup>34</sup>	1.0x10 <sup>34</sup>	1.0x10 <sup>34</sup>
max recorded L <sub>int</sub> Run 1-6 (fb <sup>-1</sup> )	297	287	262	262
Total cost (MCHF)	181.5	157.2	156.5	123.0

Highest integrated luminosity, largest acceptance, highest detector granularity

### Middle (1.0) vs Middle (1.3)

Further ~10% lumi loss, but better detector performance: better hadron PID at high and low momenta, better acceptance for low momentum tracks

### Low vs Middle (1.0)

Significantly degraded detector performance: worse IP resolution, lower efficiency for tracking, especially at low momentum; worse hadron PID at high and low momenta; worse electron ID and larger background contamination for neutrals, less resources for trigger; impact on Heavy lon programme

Low scenario has much reduced performance margins and robustness

### Slides from the Ressource Review Board (CERN review)





### Baseline



# UT and LHCb's scoping document

	Baseline	Middle (1.3)	Middle (1.0)
L <sub>peak</sub> (cm <sup>-2</sup> s <sup>-1</sup> )	1.5x10 <sup>34</sup>	1.3x10 <sup>34</sup>	1.0x10 <sup>34</sup>
		cost (kCHF)	
VELO	16672	16372	15906
UP	7899	7756	7541
Magnet Stations	2592		2234
MT-CMOS	15993	15993	11642
MT-SciFi	21767	21273	21273
RICH	21450	18835	18415
TORCH	12508		9622
PicoCal	27607	27607	27607
Muon	9996	<b>918</b> 4	7775
RTA	18800	16200	11700
Online	11800	10867	9467
Infrastructure	14463	13084	13284
TOTAL	181547	157171	156466

### **MIDDLE (1.3)** : $1.3x10^{34}cm^{-2}s^{-1} \rightarrow 290$ fb<sup>-1</sup>, no TORCH and Magnet Stations

 keep most of the integrated luminosity coming from new detectors

**MIDDLE (1.0):** 1.0x10<sup>34</sup>cm<sup>-2</sup>s<sup>-1</sup>  $\rightarrow$  260 fb<sup>-1</sup>, all sub-detectors included

 reduce granularity (to account for lowe improve sensitivity

### **Slides from the Ressource**<sub>14</sub>**Review Board (CERN review)**

*Two scenarios emerged with very similar price envelope* 

We present both today as preliminary, we need to finalise sensitivity studies to see which one gives the best physics output

One middle scenario only will be present in final Scoping Document

9

1 156466

- keep most of the integrated luminosity margin, sacrifice the additional performance

- reduce granularity (to account for lower lumi), but include additional detector features, to




# UT scoping scenario

- Reduced coverage:  $(12 \rightarrow 10)$  staves ×  $(36 \rightarrow 32)$  modules 1)
  - Reduce 26% detection area at the outer ring
  - The overall budget decreases from 9.6 MCHF to 7.9 MCHF by this de-scoping alone
- Reduced peak luminosity  $(1.5 \rightarrow 1.3 \rightarrow 1.0) \times 10^{34}$  cm<sup>-2</sup> s<sup>-1</sup> 2)
  - Designs of sensor chip & detector module are less difficult, even though the cost reduction is not very significant
  - Save 156 kCHF for  $(1.5 \rightarrow 1.3) \times 10^{34}$  cm<sup>-2</sup> s<sup>-1</sup>, or 143 kCHF on top of the coverage reduction
  - Save 389 kCHF for  $(1.5 \rightarrow 1.0) \times 10^{34}$  cm<sup>-2</sup> s<sup>-1</sup>, or 358 kCHF on top of the coverage reduction
- Improve the yield of sensor chip:  $(40 \rightarrow 60)\%$ 3)
  - It may be feasible to optimize the sensor chip production and wafer test procedure and improve the yield
  - It could reduce the baseline budget by ~10%


Other options studied but discarded in the cost descoping:

- $\blacksquare$  Reduce the number of planes (4  $\rightarrow$  3)
- Increase central hole ( $\eta$  : 4.8  $\rightarrow$  4.5)





### **Already implemented in the new baseline**





# Scoping scenarios

Items	Baseline (kCHF)	
Sensors	2895	
Modules and staves	2645	
Frontend	886	
Backend	1313	
Power	490	
Cooling	915	
Infrastructure	500	
Total	9644	
	-1	8%



Reduced coverage (kCHF)	
2143	
2161	
719	
1150	
373	
915	
438	
7899	



# Scoping scenarios

ltems	Baseline (kCHF)	New baseline (kCHF)	Reduced luminosity (kCHF)	Reductions + incr. yield (kCHF)
Sensors	2895	2143	2143	1436
Modules and staves	2645	2161	2119	2119
Frontend	886	719	661	661
Backend	1313	1150	892	892
Power	490	373	373	373
Cooling	915	915	915	915
Infrastructure	500	438	438	438
Total	9644	7899	7541	6834
		-5	5%	
			-14%	





# Project organisation

- \* Organization of the UT project is under construction:
  - Partners:

Steering of the proto-collaboration:

丙

- Jianchun Wang (IHEP, Beijing), Stefano M. Panebianco (Irfu)
- Definition of the Work Packages and preparation of subtasks


M	VP	Name	Coordinators
	0	Project Management	Jianchun Wang (IHEP, Beijing) <b>Stefano Panebianco (Irfu)</b>
	1	Simulation, reconstruction and performance studies	<b>Benjamin Audurier (Irfu)</b> Xuhao Yuan (IHEP, Beijing)
	2 Sensor chip design and characterization		Yiming Li (IHEP, Beijing) <b>Fabrice Guilloux (Irfu)</b> Franck Gastaldi (LLR)
4	3	Stave and module design and characterization	Jiesheng Yiu (HNU, Hunan) Charlotte Riccio (Irfu)
	4	Mechanics, integration and services	Manuel Guittière (Subatech)
ł	5	Readout architecture and integration into LHCb DAQ	Kai Liu (LZU, Lanzhou)





国科學院為能物理研究所 Institute of High Energy Physics Chinese Academy of Sciences

ubatecr




	$\langle \rangle$	$\langle \rangle$	$\langle$
		2	2
			_
			1
king			
ion			
ion			
n			
ent			
			1


## R&D Plan

	2024				2025				2026				2027		
	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3
WP1 Simulation and performances	Optimization of geometry and material budget														
		Fast simulations		S											
						on on detailed	specifications								
			First version of standalor				<u> </u>								
							Full simulation	S							
				First ve	rsion of global f	tracking			-						
									Op		nization of tracking performances Application to chosen physcs cases				
										Ар	plication to cho	Finalisation of TDR			
												Finalisati	on of IDR	Implomo	tation of room
	Ouglification of MALTA2												impleme	ntation of reco a	
WP2 Sensor		Qualification of MALTA3			esign of MALTA										
						14	Submission	of MALTA4 ER							
							Submission			Qualification	n of MALTA4				
	SPARC desig	n finalization													
	OF ARCO GOOIG		Submission	or SPARC ER											
			Cabineoloni			Qualificatio	on of SPARC								
								on of MPR2							
										Qualification of MPR2					
												Finalisati	on of TDR		
														Pre-pi	rod of chosen s
WP3 Module	Cooling prelim	ninary studies													
	Readout prelin	ninary studies													
		Module des	sign studies												
	Pro			totypes production											
						Pro	totypes qualific								
								Design optimization							
										Full scale der	no production				
													no qualification		
												Finalisati	on of TDR	Dec	
														Pre-p	prod of first mod









## Reminder of the Irfu investment


### \* Total investment profile


- R&D up to 2026: consider two parallel axes on CMOS R&D (in 2023–2024)
  - ★ Expected total contribution of ~900k€
- Construction (CORE) 2027–2031 => only chip production is envisaged
  - Core cost includes 20% margin with respect to surface-scaled MFT cost
  - Eventual saving from MT-UT convergency in one single project is not taken into account
  - ★ Expected total contribution between I-2M€
- Installation in 2033. Start of data taking 2035
  - Start of M&O-B payment in Run 4






### **Person-power DPhN**








## **BACK-UP**





# MALTA – TJ180


- Existing chip in well proved technology and extensively qualified
- Present version is MALTA3
  - Ongoing chip testing and qualification (in lab and on test beams for irradiated and not irradiated chips)
- Present performances:
  - Position resolution: ~ 5  $\mu$ m
  - Time tagging (without ToT): fully efficient in 25 ns
  - Power consumption: ~ 90 mW/cm<sup>2</sup>
  - High efficiency (>95%) for a dose rate of 3x10<sup>15</sup>
     1 MeV n<sub>eq</sub>/cm<sup>2</sup> (but cooled down to -20 °C)
- Development of LHCb-oriented readout periphery blocs to cope with the high data rate
  - Virtual pixel: cluster or group of pixels
  - Creation of the building blocks of a generic data compressor

<u>cea</u> cea











# MightyPix – AMS180


- Existing chip in well proved technology and extensively qualified
- Present qualified version is MightyPix1
  - Production in TSI180 is stopped
  - Redesign in AMS180
  - Possible design in LF150
- Very encouraging results from MightyPix1
  - Position and time resolution
  - Power consumption: 56 mW/cm<sup>2</sup>
- The present design does not meet the UT specs in terms of data rate and radiation dose








MightyPix1




Radiation hardness tests





# SPARC – TPSCo65

- New and challenging technology for MAPS
- Very encouraging results within ALICE-ITS3 project
  - High efficiency (>95%) for a dose rate of several 10<sup>15</sup> 1 MeV n<sub>eq</sub>/cm<sup>2</sup> (at room temperature!)
- Ongoing collaboration between IPHC (Strasbourg) and Irfu (Saclay) on the development of digital blocks of readout periphery (as for MALTA)
- Development of a TV for ER2 (2024) to assess TPSCo 65nm radiation hardness + in-chip time tagging investigation
- MLR2 for a second prototype in 2025.









FIFO memory in 65 nm designed at Irfu for SPARC

# COFFEE – SMIC55

### SMIC 55nm Low-Leakage process


- Not HV, yet with a similar deep n-well structure
- MPW submitted in Oct 2022 in normal wafer
- COFFEE1 received in Apr 2023


### SMIC 55nm HVCMOS process

- HVCMOS process, with  $1k\Omega \cdot cm$  wafer
- MPW submitted in Aug 2023
- COFFEE2 received in Dec 2024


### MPW with SMIC HV 55nm


- High-res wafer of 1k or 2k  $\Omega$ cm available
- Real validation of the sensor!
- 4mm \* 3mm in area
- Passive arrays similar as COFFEE1
- Two-pixel arrays with in-pixel amplifier and more digital design
- Submitted in Aug 2023
- Received in Dec 2024
- Test started





<u>cea</u>






Breakdown voltage up to – 70V

Capacitance (with offset subtracted) scales with sensor area

## Tracking studies status

- Studies done using the py\_pattern\_reco framework.
- \* Three algorithms tested so far:
  - UT standalone.
  - « Cheated Matching Dowstream » and « Cheated Matching LongTrack » algorithms.
    - \* For the « cheated matching LongTrack », a layer of Machine Learning is added to remove the ghosts.





Matching strategy	
Build Downstream and Long tracks from already reconstructed tracks using a matching algorithm.	
Downstream Tracks:	Magnet
<ul> <li>UT cheated track: parabola in xz plane and straight line in yz plane.</li> <li>MT cheated track: cubic model in xz plane and straight line in yz plane.</li> </ul>	UT Upstream-MT matching VELO VELO UT-MT matching UTStandalone
Long Tracks:	Tracks Downstream Track
<ul> <li>Upstream cheated Track: cubic model in xz plane and parabola in yz plane.</li> <li>MT cheated track: cubic model in xz plane and straight line in yz plane.</li> </ul>	



TTracks

9

## Preliminary results

### **UT standalone Tracks Results (Preliminary)**

