


Quad Module – MALTA2 V1

Marcos Vázquez Núñez


Carlos Solans Sánchez



VNIVERSITAT
DE VALÈNCIA



(a) IC0 Master; IC1 Slave




IC3
Master

IC2
Master

IC1
Master


IC0
Master

CHIP 0 - MASTER




Project Equipment	MALTA 4 Chips	Designer	M. Vazquez Nunez
Document	MALTA Chip0 =Title2	Drawn by	M. Vazquez Nunez
		Checked by	G. Azzurro
		Last Mod.	M. Vazquez Nunez
		Date	20/02/2024
		File	MALTA_Chip0_master_SchDoc
		Draw Date	20/02/2024 14:46:07
		Sheet	1 of 3
European Organization for Nuclear Research CEP-11211, Genève 23 - Switzerland		EDA-04250-V2-0	A3

CHIP 1 - Slave




CHIP 2 - Slave




Project Equipment		MALTA 4 Chips	
Document	Malta Chip2		Designer: M. Vazquez-Nunez
TEAM	= Title 2		Checked by: M. Vazquez-Nunez
EDA	European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		14/01/2024
	EDA-04250-V2-0		24/01/2024
	Sheet 3 of 8		

CHIP 3 - Slave




FMC Connector - HPC




Project/Equipment	MALTA 4 Chips	
Document	FMC Connector =Title2	
Designer	M. Vazquez Nuñez	16/02/2024
Drawn by	M. Vazquez Nuñez	---
Check by	C. Solana Sanchez	26/02/2024
Last Mod.	M. Vazquez Nuñez	26/02/2024
File	FMC Connector SchDoc	
Print Date	28/02/2024 16:45:17	Sheet 5 of 8
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-04250-V2-0

Power connectors & decoupling capacitors




Voltage	Max voltage [V]	Max current [A]	Voltage range [V]
DVDD	1.85	0.50	1.80
LVDD	1.85	0.10	1.80
DREF	1.85	0.10	1.80
AVDD	1.85	0.70	1.80
PWELL	-6.10	0.05	-6.00 - 0.00
SUB	-20.10	0.05	-20.00 - 0.00

Table: MALTA voltage ratings and ranges




Waiting for other power connectors



Power connectors (MOLEX_39-30-1020)

Project Equipment	MALTA 4 Chips	Designer	M. Vazquez Nunez
Document	Chip Decoupling / Testpoints MALTA Chip	Drawn by	M. Vazquez Nunez
TEMAPE		Checked by	re. v. gomez Sanchez
		Last Mod.	M. Vazquez Nunez
		File	Chip Decoupling SchDoc
		Print Date	2024-02-26 10:44:11
		Sheet	8 of 8
European Organization for Nuclear Research CEP-1211 Geneva 23 - Switzerland		EDA-04250-V2-0	A3

Reset & chip ID




Reset signals

Voltage dividers were implemented to reduce the voltage from 2.5V to 1.8 V.

2.5V → comes from FPGA
1.8V → goes to the chip

Solder jumpers were implemented like switches (easier to solder and unsolder) to choose in between '1' and '0'


- Chip ID has two bits, because four chips will be implemented (3 slaves + 1 master chips).
 - "00" → CHIP 3 (slave)
 - "01" → CHIP 2 (slave)
 - "10" → CHIP 1 (slave)
 - "11" → CHIP 0 (master)



Chip ID (Chip 3 in this picture)

3D view – Front side

- Minimal distance required from bonding lab to do wirebonding in between MALTA2 chips is at least 800 microns
- Distance in between chips will be 900 μm for this first version



PCB details


- MALTA2 quad module PCB V1 will have the following dimensions:
 - 111 mm x 36.5 mm x 0.4 mm
- Material for high-speed signals: I-Tera MT40
 - <https://www.isola-group.com/pcb-laminates-prepreg/i-tera-mt40/>
- Thickness: ~ 400 μm for 4 layers in stack-up
 - Advantage against MALTA QUAD module (12 layers used). Minimal thickness can be 1.3 - 1.5 mm
 - Minimal thickness of MALTA2 QUAD module has been divided by 3 compared to MALTA QUAD, thus less dead material in the PCB.
- FMC pinout was changed for PCB routing optimisation
 - HPC FMC connector used. Module cannot be tested with LPC connector, due to both banks of the connector are used (A and B).
- 460 CHF/unit

Stack-up

- Total thickness will be ~ 400 μm in this version (398 μm)
 - Soldermask thick \rightarrow 25 μm
 - Top and bottom copper layers \rightarrow 12 μm
 - Core \rightarrow 100 μm (I-Terra MT40 material)
 - Prepreg \rightarrow 70 μm (1067H of I-Tera MT40 material)
 - Metallisation drilled layer \rightarrow 25 – 25 = 50 μm

#	Name	Material	Type	Weight	Thickness	Dk	Df
	Top Overlay		Overlay				
	Top Solder	Solder Resist	Solder Mask		0.025mm	3.5	0
1	Top Layer		Signal	1/2oz	0.012mm		
	Dielectric 1		Prepreg		0.07mm	3.08	0.002
2	GND		Plane	1oz	0.017mm		
	Dielectric 11		Core		0.1mm	3.26	0.0025
3	Internal layer		Signal	1oz	0.017mm		
	Dielectric 2		Prepreg		0.07mm	3.08	0.002
4	Bottom Layer		Signal	1/2oz	0.012mm		
	Bottom Solder	Solder Resist	Solder Mask		0.025mm	3.5	0
	Bottom Overlay		Overlay				



Altium stack-up



Manufacturer stack-up

Mechanical studies of the detector disk for FMT

- Regarding the dimensions provided, our mechanicals engineers were simulating a disk with 3 different modules layers (pink, blue and green) to cover the dead material as efficiently as possible.





Hadron endcap FMT geometry (config 2)

Parameter	Disk 1	Disk 2
Inner Radius	7.014 cm	7.014 cm
Outer Radius	23.095 cm	23.095 cm
z location	145 cm	165 cm
Material budget	0.74%X/X ₀	0.74%X/X ₀
Average hit efficiency	98%	98%

Mechanical studies of the detector disk for FMT

- Regarding the dimensions provided, our mechanicals engineers were simulating a disk with 2 different modules layers (pink) to cover the dead material as efficiently as possible.



Hadron endcap FMT geometry (config 2)


Parameter	Disk 1	Disk 2
Inner Radius	7.014 cm	7.014 cm
Outer Radius	23.095 cm	23.095 cm
z location	145 cm	165 cm
Material budget	0.74%X/X ₀	0.74%X/X ₀
Average hit efficiency	98%	98%

BACKUP

17/06/24


Pull-up in POWER_EN_LEFT/RIGHT by default

- Power_EN signal does not need to be connected, it is configured in '1' by default, with OEN = DVDD = '1' and C_PADIN = '1' at the NAND input, CIN = '1' (output)



Pull-down resistor in DAC_VDD

- Every left and right DAC power (DAC_VDD) has a pull down resistor implemented in MALTA2 chip (AVDD_DAC_LEFT/RIGHT)



3D view— Back side

