


The STAR PXL read-out system



LBNL

Leo Greiner, Eric Anderssen,
Thorsten Stezelberger, Joe Silber, Xiangming
Sun, Michal Szelezniak, Chinh Vu,
Howard Wieman

UTA

Jerry Hoffman, Jo Schambach

IPHC Strasburg


Marc Winter CMOS group

Talk Outline



- Detector description and basic units
- RDO constraints and requirements
- Hardware architecture of RDO system
- Integrated structure of system with testing needs
- Firmware design
- Prototyping and system testing
- Production system and status
- Summary


PXL in Inner Detector Upgrades




PXL Detector Mechanical Design

Mechanical support with kinematic mounts (insertion side)


carbon fiber sector tubes (~ 200 μ m thick)



Insertion from one side
2 layers
5 sectors / half (10 sectors total)
4 ladders/sector



Ladder with 10 MAPS sensors
(~ 2 x 2 cm each)



Aluminum conductor Ladder Flex Cable

← 20 cm →

RDO is driven by several considerations


- Sensor output – we have some control. RDO places some requirements on the sensor design. Pattern output registers for Xilinx IOdelay, differential outputs, production testability, etc.
- STAR DAQ, Trigger, slow controls, etc. – we have less control.
- Physical layout of the detector in STAR.
- RDO system is an evolution based on final needs, sensor development plan and testing needs.

PXL RDO System Requirements




- Interface to the sensors for readout and control. (160 MHz LVDS data, JTAG control, Clock, START, Temp)
- Triggered detector system fitting into existing STAR infrastructure (Trigger, DAQ, etc.)
- Deliver full frame events to STAR DAQ for event building at approximately the same rate as the TPC (1 kHz for DAQ1000) using the ALICE and now STAR standard DDL fiber interface.
- Have live time characteristics such that the Pixel detector is live whenever the TPC is live. (PXL adds $\leq 5\%$ additional dead time)
- Reduce the total data rate of the detector to a manageable level (< TPC rate of $\sim 1\text{MB} / \text{event}$).
- Reliable, cost effective, etc.
- Provide additional functionality for sensor testing including production probe testing (ADCs, USB, SRAM for frame mode data taking)

Physical Constraints



Sensor generation and RDO attributes

3 generation program with highly coupled sensor and readout development




System Constraints



- We need FPGA processing to do zero suppression (Phase-2) and event building. This necessitates moving the processing out of the high radiation area. (SEU)
- The constraint of locating the event fast pre-processing hardware ~8m from the sensors (in a lower radiation area) requires a driver/mass termination board located between the sensors and the processing hardware. This is required for mechanical and signal integrity reasons.
- This provides additional benefit that the main part of the electronics is in an area that is serviceable during a cave access.
- This leads to a 3 main component architecture.


PXL Detector Basic Unit (RDO)



Highly parallel system

- 4 ladders per sector
- 1 Mass Termination Board (MTB) per sector
- 1 sector per RDO board
- 10 RDO boards in the PXL system

PXL RDO Architecture (1 sector)




Functional Data Path – Phase-1



After power-on and configuration, all sensors are run continuously and data is streamed through the RDO path to the RDO motherboards

Highly Parallel FPGA based RDO system

- 40 sensor outputs/ladder
- 1 sector / RDO board
- Each received trigger enables an event buffer for one frame.
- The system is dead-time free up to the hardware buffering limit.



160 independent sensor data chains

Functional Data Path – PXL Sensor




After power-on and configuration, all sensors are run continuously and data is streamed through the RDO path to the RDO motherboards

Highly Parallel FPGA based RDO system

- 20 sensor outputs/ladder
- 1 sector / RDO board

Same hardware with reconfigured firmware


Each received trigger enables an event buffer for one frame. Triggered event boundaries are determined by data order.



Firmware Architecture Modules



Phase-2 and Ultimate sensors + testing



PXL System (Production Sensor)

Item	Number
Bits/address	20
Integration time (μs)	200
Luminosity (cm^2s^{-1})	8×10^{27}
Hits / frame on Inner sensors ($r=2.5$ cm)	246
Hits / frame on Outer sensors ($r=8.0$ cm)	24
Final sensors (Inner ladders)	100
Final sensors (Outer ladders)	300
Event format overhead	TBD
Average Pixels / Cluster	2.5
Average Trigger rate	1 kHz

- Data rate to storage = 199 MB/sec (1kHz trigger)
- 199 kB / event

Prototype Ladder Test with Prototype RDO



Architecture verified with LVDS data path test using prototype RDO and fan out based ladder equivalent. Measured BER $\sim 10^{-14}$

6 m (24 AWG TP)

Clk, config, data



Mass Termination Board + latch-up protected power daughter-card

2 m (42 AWG TP)

Clk, cfg, data, pwr



Infrastructure Test Board



RDO motherboard Prototype w/ Xilinx Virtex-5 FPGA

100 m (fiber optic)

PXL built events



RDO PC with DDL link to RDO board

Equivalent to a 1 ladder full system test

System Testing Results



- Data path and architecture are validated.
- Interfaces to STAR slow controls, Trigger and DAQ have been tested in a beam test at STAR.
- First prototypes have been used to read out ladder prototypes and characterize the operating envelope of sensors in this configuration (more on this in Michal Szelezniak's talk). The working system is also used for individual sensor testing and characterization, Beam tests, LU and SEU testing, etc.
- Prototype hardware, firmware and software are all working well.
- This allows for the design of the production system.

Production System Design

We will use the 9U VME physical standard for RDO motherboards. (Not the electrical standard)


1 standard VME crate with P1 backplane for STAR TCD distribution.

Data from sectors arrives via cables plugging into the back of the RDO boards in the P2/P3 locations.

System consists of:


- 10 double wide 9U VME RDO boards
- 1 single wide 6U VME TCD board

356 M pixel readout in a single 9U VME crate



Standard 21 slot 9U VME crate

Production Prototype RDO board




- The prototype MTB works well and will undergo a re-spin to fit into the existing space in the insertion tube.
- The TCD interface 6U VME board has been designed and is currently being fabricated.
- The ladder cable is currently being designed based on information gained from the ITB testing. This should be complete in the next few months.
- All components used in the MTB or ladder have been tested for SEU and Latch-up.

PXL RDO Summary




- The RDO for the STAR HFT PXL system is the culmination 3 generations of sensors and RDO over many years of development.
- We have a design that meets the requirements and has been prototyped successfully.
- Our design is integrated such that we will use production RDO boards with daughter cards to perform all sensor, probe testing and construction production testing.
- The production prototypes are designed, mostly constructed and under test.
- The RDO for the full PXL detector will fit into 1 9U VME crate.
- We will install a prototype detector using the pre-production RDO in late 2012.

RDO System Design – Physical Layout



PXL Detector Basic Unit (RDO)



Highly parallel system

- 4 ladders per sector
- 1 Mass Termination Board (MTB) per sector
- 1 sector per RDO board
- 10 RDO boards in the PXL system

Production RDO Board Concept

PXL RDO is 1 x 6U and 10 x 9U RDO board layout

