



Some ideas about a FE for a SciFi tracker based on SiPM

A. Comerma, D. Gascón

Universitat de Barcelona Institut de Ciències del Cosmos ICC-UB

SciFi electronics meeting - CERN- June 20th 2011

- I. Introduction
- II. Measurements with SiPM + CTA preamplifier
- III. Simulations with a FE designed for PET
- IV. Simulations with ICECAL FE stage (LHCb Calo upgrade)
- V. Discussion

I. Introduction

- Two basic approaches for the input stage:
 - Charge sensitive amplifier
 - (Super) common base/gate stages
- Our developments are focused on the later: speed and power ! :
 - SiGe AMS 0.35 um BiCMOS technology
 - But no serious problem to adapt to CMOS for this application
- We will present an overview of our developments related to SiPM readout:
 - Preamplifier for CTA project (tested)
 - FE stage for PET application (simulation)
 - Version (simulation) of the ICECAL chip (tested)

Signal processing ?

- Peak detector
- Integration
- ToT

• Measurements and simulations using SiPM model will be shown

• Basic circuit:

- Super common base input
- Cascode current mirror with CB feedback
- Fully differential transimpedance amplifier

Performances

- BW > 500 MHz
- Low Zi < 10 Ohm up to > 500 MHz
- Low noise (in=10 pA/sqrt(Hz))
- Differential: optimal CMRR and PSRR
- But the current mirror can not stand a 1000 phe pulse
 - Saturation at 500 to1000 phe
- Not enough for 16 bit...



Simplified schematic

II. Measurements with SiPM + CTA preamplifier

- Previous circuit is modified to split the input current by a novel technique:
 - Current is divided in the common stage
 - Different current mirrors for high and low gain
 - Each can be optimized for BW / linearity
 - Dedicated saturation control circuit is added to the HG mirror
 - Current division remains operational even if HG mirror saturates
 - Saturation threshold of HG mirror can be controlled
 - Range: > 6000 phe
 - True delta pulse with 500 MHz BW
 - No arrival time effect considered
 - Patent pending (cur. splitting has other possible applications)





II. Measurements with SiPM + CTA preamplifier

Preliminary tests with SiPM

- Low Zin current mode circuit are well suited for SiPM readout
- We just took an available MPPC (S10931-050P), operated at 1 V overvoltage
- Recovery time seems to be dominated by internal SiPM time constant
 - Rq(Cq+Cd) = 18 ns, with (Cq+Cd) about 90 fF and Rq about 200K
 - PACTA Zi related time constant is below 1 ns (15 Ohm x 40 pF)







II. Measurements with SiPM + CTA preamplifier



Bi-gain is also working

Tek	Run	Sample								11.	Apr	11 22	:16:18
	· 🔶					· · · .						: :	
	la martina da seria da da	kating som	a ala sista di s	n de la companya de l	and a second second								
3 =		The second second second	Section and the	the statements	AND ADDRESS OF A DECK			Section States		and a stand			Contractor in the
1	e de la competencia de la comp				-1. C.	Sec. 1			1999 B. 1998	19 A.		Sec. 1	240
						Nest and	the state of the s	C. S. Martin C.					
ŀ						1	1 20 2	and the second second					
ŀ						1266 在	Sec. all	757					
						Mar All	1.1.1.1.1						
-						10 A.	11.11						
ŀ						1111	12.1						
Ľ						1991月春	11/						
						144114	81						
ŀ						医前的病	87						
Ľ						10113							
						12 29 6			:				
┢						机中水井			· [· · ·] · · ·] · · ·] · · ·] · · ·]		····		
Ľ						1998 I T.							
						WM 1 (+							
	and and	A DESCRIPTION OF	a land to family	al Martin	and the second	1111		out Wildlich and	almainte de la company de l	Sec. Spec	1	1993	ALC: NO
			Sec. Barrow		in the second	W MAR	Arrest Calif						
4	Statistics.	A CALL CONT	away and a second	Section 2.	and the second second		and the second	Control Line (1)	a contractor of	the second	1.1	10.1	dillon.
- h-						和政策	1.1.1.1.4	$u_0 \sim \infty$					
						AN ALL	5. 1.8						
-						1998年							
13						1.161 年 11年	\mathbf{y}_{ℓ}						
						TO MARK	En S						
						See All							
- I-						1200 1 1							
						KIET-							
						PM J							
						11:28:1				_:_:_:	: :		: :
ſ	C3	200mV Ω	$\overline{}$							20.0ns/0	vib		
	M3 8	20.0mV 20	.0ns							2.5GS/s	4)0ps/r	ot
	1010									A C1 2	-10.	0mV	
										7.0.			
C													
6	C2 Arc	-40	48nVsu-	7 1408905n	m:-20 45n	1.426 4n	3 323n						
	LOS ALE	a 4.0	-ισπνομ				0.02011						



- Preliminary tests with SiPM
 - Charge spectrum



• PACTA preamplifier could perform well as a VFE but some drawbacks:

- Current division seems not necessary in this application, could be removed.
- Limited voltage swing for SiPM adjustment:
 - Major problem
 - Related to common emitter amplifier feedaback to decrease Zi

• Alternative feedback techniques:

- FE for PET applications: OpAmp with input negative rail swing capability
- ICECAL chip (LHCb calo upgrade): current mode feedback
 - Also used in BASIC chip for PET applications

• FE for PET applications

- High gain with fast leading edge current discriminator
- Low gain with TIA (on the long term, integrator)
- Input impedance is 20 Ohm
- Input ref. noise is 2-3 uA rms
- Max. signal is > 9 mA peak
- Power conssumption about 5 mW / ch

• Simplified schematic of the input stage:

- OpAmp with input negative rail swing capability to decrease Zi and control SiPM cathode
- Input impedance is about 20 Ohm
- SiPM cathode voltage can be tuned: 0 1 V



III. Simulations with a FE designed for PET



• Peak or integral measurements are ok



• Is ToT feasible? What resolution (clock) is needed?



III. Simulations with ICECAL FE stage (LHCb Calo upgrade)



- SiPM cathode can be tuned from 0 to 1 V
 - Base of Q1
- Input impedance < 20 ohm</p>

POWER 5 mW

III. Simulations with ICECAL FE stage (LHCb Calo upgrade)



• Peak or integral measurements are ok as well



• Similar results for ToT



IV. Discussion

• Current mode input stage seems a good choice

- Low input impedance and fast: minimize pile-up
- As long as 5 mW/ch is ok
- Signal processing
 - With peak detection / integration problem is pushed to ADC
 - Is ToT feasible?
 - Detector simulation
 - Resolution needed? TDC implementation

• ADC, possible solutions:

- Maybe multiplexed SAR 5bits ADC
- Low power current mode cyclic ADCs
- See next slides

V. Relevance of Free-Running ADCs

Feasibility

Fast SAR ADCs

	ADC Flash				
	Choi	Deguchi	Yoo	Verbruggen	Paulus
Precision	6 bit	6 bit	6 bit	5 bit	6 bit
Echantillonnage	5 GS/s	$3.5~\mathrm{GS/s}$	1 GS/s	$1.75 \ \mathrm{GS/s}$	4GS/s
Technologie	65 nm	90 nm	250 nm	90nm	130 nm
Année	2008	2007	2001	2008	2004
Tension alimentation	1.3 V	0.9 V	$2.5 \mathrm{V}$	1 V	$1.5 \mathrm{V}$
Consommation	320 mW	$98 \mathrm{mW}$	67 mW	$7.6 \mathrm{mW}$	990 mW

	ADC SAR						
	Draxelmayr	Chen	Ginsburg	Liu			
Precision	6 bit	6 bit	5 bit	10 bit			
Echantillonnage	600 MS/s	600 MS/s	500 MS/s	$50 \mathrm{MS/s}$			
Technologie	90 nm	130 nm	180 nm	130 nm			
Année	2004	2006	2005	2009			
Tension alimentation	1.2 V	1.2 V	1.2 V / 1.8 V	1.2 V			
Consommation	10 mW	$5.3 \mathrm{mW}$	$7.8 \mathrm{~mW}$	$0.92 \mathrm{mW}$			

Target specification:

- → BW = 500 MHz
- $\Rightarrow SR = 2 GS/s$
- → 6 bit ; ENOB >=5 at 500 MHz

Promising state of the art

- Existing architectures in this range
- ✤ Some are power-efficient
- Development required to fit the specif.





jan 27, 2011

Workshop on Microelectronics Beyond the GHz, Clermont-Ferrand

B. Joly (LPC)

IV. Discussion

• Current mode cyclic ADC:

- DCD chip (DEPFET readout): 180 nm CMOS
- ADC core is 40 um x 55 um and 1 mW
- Conversion time for 8 bits: 160 ns (fast version): 20 ns/bit
- To be improved for 5 bits @ 40 MHz, unless analogue sparsification is used



Fig. 2. Block diagram of the DCD channel. The channel consists of a signal receiver (regulated cascode), two current-mode ADCs and two additional sampling cells that allow double sampling. One DEPFET transistor is also shown.

10

hur

Enclosed NMOST Current memory cell