<u>Versal ACAP processing for ATLAS-</u> <u>TileCal signal reconstruction</u>





2nd Computing Challenges Workshop (COMCHA), A Coruña October 2nd - 4th, 2024

<u>Francisco Hervas</u>, Luca Fiorini, Alberto Valero, Héctor Gutiérrez, Francesco Curcio



MINISTERIO DE CIENCIA, INNOVACIÓ







HIGH-LOW TED2021-130852B-100

INDEX

1. Introduction

2. Methods

3. Results

4. Summary

1 Introduction - LHC TileCal Read-out

- In the LHC, Bunch Crossings (BC) happen at 40 MHz (25 ns)
- The processing happens after the Level-1 Trigger, at 100 kHz (10 us)
- Signals are processed online using the Optimal Filtering (OF) algorithm
 - The processing is made using Digital Signal Processors (DSPs)
 - Therefore, it is sequential
 - Fixed point arithmetic

DSP Online Algorithms for the ATLAS TileCal Read-Out Drivers
Publisher: IEEE Cite This PDF

A. Valero; J. Abdallah; V. Castillo; C. Cuenca; A. Ferrer; E. Fullana; V. Gonzalez; E. Higon; J. Poveda; A. Ruiz-Marti... All Authors

DOI: <u>10.1109/RTC.2007.4382840</u>



(25 ns) 00 kHz (10 us) ng (OF) algorithm ssors (DSPs)

- In the HL-LHC, signals will be reconstructed for every BC at 40 MHz (25 ns) before the trigger
 - Signals need to be processed by FPGAs due to their low and deterministic latency for signal synchronization
 - Multiple simultaneous signals will produce pile-up
- There is a need for more sophisticated algorithms for signal reconstruction
 - Deep learning algorithms (Neural Networks)

FPGA implementation of a deep learning algorithm for real-time signal reconstruction in particle detectors under high pile-up conditions

J.L. Ortiz Arciniega¹, F. Carrió² and A. Valero² Published 2 September 2019 • © 2019 IOP Publishing Ltd and Sissa Medialab

Journal of Instrumentation, Volume 14, September 2019

Citation J.L. Ortiz Arciniega et al 2019 JINST 14 P09002

DOI 10.1088/1748-0221/14/09/P09002

DOI: 10.1088/1748-0221/14/09/P09002

0.8 0.6 0.4 0.2 -80

Arbitrary units



1 Introduction - Device Comparison



CPU (DSP):

- Sequential
- Fixed circuits
- Programming language

FPGA:

- Parallel and concurrent
- Configurable circuits
- Hardware description language (HDL)

- Fixed + Configurable • Programming + HDL
- Sequential + Parallel

SoC:



1 Introduction - Setup

- Setup
 - Computer
 - Mother board: Gigabyte Technology Co., Ltd Z690 UD DDR4
 - CPU: 13th Gen Intel Core i7-13700 x 24
 - GPU: NVIDIA GeForce RTX 3050
 - Memory: 64 GB
 - Disk: 2 TB
 - Evaluation board
 - VCK190, VC1902
 - DDR4 (8 GB) and LPDD4 (8 GB)
 - PCIe Gen4 x8
 - JTAG and QSPI
 - MicroSD
 - SYSMON
 - UART, CAN, SFP28 and QSFP28
 - System on Chip
 - x400 AI Engines, x1968 DSP slices, x1968 Logic cells, x899840 LUTs
 - APU A72, RPU R5F
 - x4 Memory controllers
 - x770 I/O pins





PCIe Gen4 x8



2 Methods - Complete System Implementation

- Driver implementation in host CPU for communication with XDMA
- Driver implementation in device CPU for managing internal DMAs
- NoC configuation for internal communication
- Interrupt system development
- Multiple cores executing algorithms



2 Methods - AXI4 Memory Map and Lite

- The AXI4 Memory Map is transactions-based and defines five independent channels
- Multiple Outstanding Transactions (OT)
- Most common protocol in FPGA + CPU based devices







2 Methods - AXI4 Stream Interface

- The AXI4 Stream interface is a point to point link where the transmitter is known as a master or manager, and the receiver a slave or subordinate
- Basic handshake
- There are 4 important signals

 	\int
	X





2 Methods - Modified Perceptron

- Read-out window of 9 BC Sliding 1 BC for each new window
- Target the true amplitude of the central BC in the window
- Hidden layer and the output layer
- Hyperbolic Tangent



2 Methods - DSP58 Multiply-Accumulate

VS.



- 116-bit wide XOR function
- 4 registers for full pipeline VC1902:



_	
•	• •
en	tity macc is
	generic(
);
	port(
	<pre>clk : in std_logic;</pre>
	<pre>a : in sfixed(g_MACC_A_POS downto g_MACC_A_NEG);</pre>
	<pre>b : in sfixed(g_MACC_B_POS downto g_MACC_B_NEG);</pre>
	<pre>c : in sfixed(g_MACC_C_POS downto g_MACC_C_NEG);</pre>
	out_reg : in std_logic;
	ce : in std_logic;
	opmode : in std_logic;
	<pre>p : out sfixed(g_MACC_P_POS downto g_MACC_P_NEG)</pre>
);
	attribute dsp_folding : string;
	attribute dsp_tolding of macc : entity is "yes";
en	n macc;
ar	
he	 nin
be	process(c]k)
	begin
	if (rising edge(clk)) then
	if (ce = (1)) then
	s_a <= a;
	s_b <= b;
	s_c <= c;
	s_mult <= s_a * s_b;
	<pre>s_p <= resize(s_mult + s_old_add, s_p'high, s_p'low</pre>
	end if;
	end if;
	ena process;
e	ia rit;

- DSP58 Highlights:
 - 27-bit x 24-bit multiplier
 - 58-bit adder/accumulator

- 1968 DSP58 engines
- 1070 MHZ max frequency

 The DSP58 can be instantiated with a primitive, or coded with RTL.

- With instantiation more complex structures can be implemented
- With RTL more flexibility between devices is achieved

2 Methods - RTL Level Hidden Layer and Output Layer

Hidden Layer



Output Layer



- Fixed point arithmetic
- Synthesis and implementation in Vivado
- values

	-2	

• RTL Design of the two layers of the Neural Nework • VHDL-2008 standard

• Activation function tanh(x) quantized over 5000



FPGA implementation of a deep learning algorithm for real-time signal reconstruction in particle detectors under high pile-up conditions

I.L. Ortiz Arciniega¹, F. Carrió² and A. Valero² Published 2 September 2019 • © 2019 IOP Publishing Ltd and Sissa Medialab of Instrumentation, Volume 14, September 2019 Citation J.L. Ortiz Arciniega et al 2019 JINST 14 P09002 DOI 10.1088/1748-0221/14/09/P09002

2 Methods - RTL Level Modified Perceptron



Resource	Utilization	Available	Utilization %
LUT	2099	899840	0.23
FF	531	1799680	0.03
DSP	6	1968	0.30
IO	228	692	32.95
BUFG]	980	0.10

3 Results - Accuracy Comparison CPU vs. FPGA



- CPU (Floating point)
- FPGA (Fixed point)
- Maximum difference -> 5 ADC Counts
- FPGA amplitude > CPU amplitude due to the fixed point implementation





- The number of cores is dependent of:

 - PL resources used for each core (LUTs, FFs,

if (Processing_BW > (NoC and DDR_BW)) then

3 Results - Time Comparison CPU vs. FPGA



- - than the CPU

• For less than 10⁶ events, the CPU is better than the FPGA due to the fixed minimum time for transmission and setup • For more than 10⁶ events, the FPGA has a better performance than the CPU

• The speed up factor remains stable (x3.2) for more than 10⁸ events • For 10¹² events, the FPGA is 7.17 hours faster

4 Summary

Summary:

 FPGA implementation of deep learning algorithms improves the efficiency over traditional CPU.

Future work:

- More complex deep learning algorithms will be implemented.
- Power consumption will be measured and monitored.
- AI Engines utilization and optimization.
- Optimization in terms of latency and power consumption







"This work is supported by Ministerio de Ciencia, Innovación y Universidad con fondos Next

Generation y del Plan de Recuperation, Transformacionales y Resiliencia (project -

TED2021-130852B-100)"



*** * * **



Plan de Recuperación Transformación v

lan de Recuperació Transformación y Resiliencia

n y Universidad con fondos Next nales y Resiliencia (project -



<u>Versal ACAP processing for ATLAS-</u> <u>TileCal signal reconstruction</u>





2nd Computing Challenges Workshop (COMCHA), A Coruña October 2nd - 4th, 2024

<u>Francisco Hervas</u>, Luca Fiorini, Alberto Valero, Héctor Gutiérrez, Francesco Curcio



MINISTERIO DE CIENCIA, INNOVACIÓ







HIGH-LOW TED2021-130852B-100

Backup

AI Engines



- 400 AI Engine Tiles
- Frequency
 - 1.25 GHz working
 - 312.5 MHz transport
- Latency
 - Input net: 12 cycles
 - Output net: 8 cycles



BEAM System Controller



I (BEAM)			
	Help	About	Home
Series VCK1	90		
NX	Te	st The Boar	ď
=RSAL	Obtai	n Linux Pro	mpt
First ACAP ute Acceleration Platform	Run D	emos & Des	signs
	Deve	lop Using T	ools

Fixed point vs. Floating point



Floating-Point Format



Fixed-Point Format

------ fractional part -------

|--|

Complete RTL

