



Contribution ID: 16

Type: **not specified**

Technology trends and hardware architectures for HEP computing

Friday 4 October 2024 12:20 (25 minutes)

In recent years, the incorporation of new hardware architectures at the trigger level has significantly enhanced the potential of LHC experiments. This includes the use of FPGAs and GPUs for real-time fast track reconstruction. In this talk, we will review the key aspects of these advancements, examine current technology trends, and explore the emerging strategies being developed by the high-energy physics community to further increase the data-taking capabilities of LHC experiments.

Author: JASHAL, Brij Kishor (RAL, TIFR and IFIC)

Presenter: JASHAL, Brij Kishor (RAL, TIFR and IFIC)

Session Classification: Session 1