## **FAST 2025**



Contribution ID: 4 Type: **not specified** 

## A Modular Test System for the PSEC5 40 GS/s waveform-sampling ASIC

Tuesday 20 May 2025 09:30 (30 minutes)

We have recently submitted for fabrication PSEC5, an 8-channel mixed-signal waveform-sampling ASIC targeting 1 ps timing resolution, 200 ns buffer length, and multi-hit capability. Here, we describe the architecture and development process of a modular test system for PSEC5. The system consists of two PCBs: a Design Under Test (DUT) Board, and a Control Board. The Control Board is based on the Kria K26 FPGA module. The DUT Board contains PSEC5. The boards are being designed in KiCad; the

FPGA firmware is being written in Vivado. The system has been designed by a team of undergraduates with guidance from experts

Authors: DATTA, Ahan (University of Chicago); ARZAC, Andrew; YEUNG, Richmond (University of Chicago)

**Co-authors:** ANGELICO, Evan; RICO-ANILES, Hector (North Central College); PARK, Jinseo; WYND, Maresa (The University of Chicago); HEINTZ, Mary (The University of Chicago); PASTIKA, Nathaniel Joseph (Fermi National Accelerator Lab. (US)); RUBINOV, Paul Michael (Fermi National Accelerator Lab. (US)); ENGLAND, Troy; FRISCH, henry (university of Chicago)

Presenter: ARZAC, Andrew