DE LA RECHERCHE À L'INDUSTRIE





www.cea.fr

# **SALSA: a new versatile readout chip for MPGD detectors**

Damien Neyret (CEA Saclay IRFU) for Sao Paulo University and CEA IRFU teams MPGD 2024 conference 18/10/2024

1

**Context** SALSA specifications and architecture Timeline and recent results Prospects



### **EIC collider**

- Hadron physics: nucleon structure, quarks and gluons spins, gluon saturation, etc...
- High luminosity electron-ion collider (all nuclei from  $p$  to U) at BNL (USA), also with polarized beams: e, p, d,  ${}^{3}$ He
- $\cdot$  5-18 GeV e vs 40-275 GeV p, 20-100 GeV in CoM
- First beam  $\sim$  2034
- 2 experiments: EPIC (already financed) and "Detector 2"



## **THE MPGD TRACKERS OF EPIC EXPERIMENT**

#### **MPGD detectors foreseen in EPIC**

- Cylindrical Micromegas barrel layer (CyMBaL)  $\rightarrow$  ~30 k.channels
- $\mu$ RWell barrel outer tracker ( $\mu$ RWell-BOT)  $\rightarrow$  ~100 k.channels
- $\mu$ RWell end cap tracker ( $\mu$ RWell-ECT)  $\rightarrow$   $\sim$ 30 k.channels
- Same readout ASIC to read all MPGD trackers → **SALSA**



# EPIC detector **Central trackers** EPIC  $\Gamma$ **SVT Endcaps SVT Barrels SVT SVT Endcaps**

proton

electron







## **EXPECTATIONS ON MPGD DETECTOR READOUT**



#### **Micro-Pattern Gaseous Detector characteristics**

- Detection of gas ionization from charged particles
- Small gaseous amplification gap  $\rightarrow$  short signals  $\sim$  100 ns
- Gain 5-10k  $\rightarrow$  typical signal amplitude ~35 fC, max ~200-250 fC

## **Required readout performance**

- Threshold  $\sim$ 3 fC to get factor 10 on signal / threshold
- $\bullet$  Noise level  $\sim$  0.5 fC
- Readout time resolution  $<<$  detector resolution  $(~10$  ns)
- $\bullet$  Stand channel occupancy  $\sim$  10 kHz
- Resistant to mild radiation (10 krad,  $10^{11}$   $n_{eq}/cm^2$ ) and magnetic field (1.8 T)

## **Readout strategy**

- No trigger from DAQ, continuous readout
- Analog amplification and shaping, ADC sampling signals at  $\sim$ 50 MS/s
- Digital processing of samples (baseline, shaping corrections)
- Zero-suppression: selection of samples above threshold + neighbors
- Samples surviving ZS sent to DAQ continuously
- + Integrated reconstruction of signal amplitudes and times









# SALSA specifications and architecture



## **SALSA : VERSATILE READOUT CHIP FOR MPGD**



#### **Motivations of the SALSA project**

- To develop a new versatile multi-channel readout chip in the framework of the EPIC MPGD trackers and beyond
	- for MPGD trackers, but also for MPGD TPCs, photon detectors....
	- with possible future developments for other kinds of detectors (calorimeters, non-MPGD photon detectors) and/or specific constraints
	- adapted to streaming readout and triggered DAQs
- Integrated per-channel sampling ADC at high rate, and digital processing (DSP)
- Large ranges of signal amplitudes, electrode capacitances, peaking times, signal rates
- TSMC 65nm technology for improved performances and sustainability

## **Common initiative of Sao Paulo Universities and CEA Saclay IRFU**

- Sao Paulo University (USP) + associated institutes designed the **SAMPA** chip (ALICE TPC), experts in on-chip ADC and digital processing
- IRFU developed several MPGD front-end chips (**AFTER**, **AGET**, **DREAM**,...) and other kinds of chips (**SAMPIC** and **HGCROC** TDC,..), experts in low-noise radiation-hard generic front-ends
- Complementary competences on front-end, digitization and digital processing
- Blocks developed by CERN in TSMC 65nm technology also reused





## **SALSA CHIP TARGET SPECIFICATIONS, COMPARED TO EPIC MPGD REQUIREMENTS**



#### **Versatile front-end characteristics → EPIC MPGD needs**

- 64 channels
- Large input capacitance range, optimized for 50-200 pF, reasonable gain up to 1 nF  $\rightarrow$  200 pF
- Large range of peaking times:  $50-500$  ns  $\rightarrow$  **100-200 ns**
- Large choice of gain ranges: 0-50, 0-250, 0-500 fC or 0-5 pC  $\rightarrow$  **0-250 fC**
- Large range of input rates, up to 100 kHz/ch with fast CSA reset  $\rightarrow$  < 25 kHz
- Both polarities (depends on kind of detector) → **negative**

## **Digital stage**

- Fast sampling ADC for each channel on 12 bits ( $>$  10 effective bits) at up to 50 MS/s  $\rightarrow$  50 MS/s
- Integrated DSP for internal data processing and size reduction, configurable treatment processes → **all processes**
- Continuous readout, triggered readout → **continuous readout**
- Four 1 Gb/s output data links  $\rightarrow$  **1 (or 2) gigabit link used at EPIC**

#### **General characteristics**

- $\sim$ 1 cm<sup>2</sup> die size, implemented on modern TSMC 65nm technology
- Low power consumption  $\sim$  15 mW/channel at 1.2V
- Radiation hardened (SEU,  $>$  300 Mrad,  $>$  10<sup>13</sup> n<sub>eq</sub>/cm<sup>2</sup>)  $\rightarrow$  **10 krad, 10<sup>11</sup> n<sub>eq</sub>/cm<sup>2</sup>**

**NE LA RECUERCHE À IMMONSTRE** 





## **SIGNAL AMPLIFICATION AND DIGITIZATION**

VREFN

IN+

#### **Front-end stage**

- Charge Sensitive Amplifier + Pole-Zero Cancellation + shaper
- 4 gain ranges: 0-50 fC, 0-250 fC, 0- 500 fC and 0-5 pC
- 8 peaking times 50 to 500ns
- 2 polarities
- Integrated anti-saturation circuit
- Front-end elements can be by-passed
- Integrated test pulses

### **ADC block**

- 12 bits 5-50 MS/s SAR ADC
- Expected 10-11 ENOB bits
- Also evaluation of new ADC developed at IRFU for DRD7



C C C C C Q C C 2C 4C 8C 16632C H

Bootstrapped S.

cn[11:6]

CL K gen

VREFN

b[11:0]

#### **General remarks**

- ADC data processing, reduction and formatting
- Each process can be configured and deactivated individually by user
- Most of DSP features determined, details still under study
- Part of codes from SAMPA chip

#### **Baseline corrections**

- Pedestal subtraction with fixed value per channel
- Correction of common mode noise, based on median value of samples of all channels for each sample time
- Baseline slope following algorithm

## **Digital shaping**

- Cancellation of signal tail or peaking time correction with cascade of 4 first order IIR filters
- Algorithm from SAMPA,  $2 \times 4$  parameters

 $y[n] = a_1y[n-1] + b_0x[n]$ 





## **DSP DATA PROCESSING, PRELIMINARY VERSION**

#### **Zero suppression**

- Keep samples above fixed thresholds
- Tunable algorithm (add neighbor samples, drop too short set of samples, keep 1 sample over N, etc...)

### **Feature reconstruction**

- To further reduce data flux by extracting reconstructed data  $\rightarrow$  peak finding algorithm, with extraction of amplitude + time + width
- **Peak finding and data extraction algorithms under study**

### **External trigger management**

- Samples kept when trigger signals received, configurable latency
- Associated or not with zero suppression, feature reconstruction, etc...

### **Trigger generation**

- Trigger primitives generated when samples above threshold, with conditions on number of samples, multiplicity, etc...
- Latency reduction by placing trigger generation early in the processing chain
- Trigger primitives to be defined (logic signal, data on specific fast link, etc...)

## **DSP DATA PROCESSING, PRELIMINARY VERSION**

### **Calibration data**

- Generated on demand with specific synchronous commands
- Calibration data of several types
	- non-ZS data
	- test pulses injected at front-end on one or several channels



### **Information data**

- Monitoring data: chip configuration, internal chip status (currents, voltages), environmental data (temperature, radiation, etc...)
- Slow-control responses
- Software scaler histogram to evaluate occupancy per channel
- Generated on specific synchronous commands and/or slow-control



## **SALSA PLL BLOCK FOR CLOCK GENERATION**



#### **Development of the "PRISME" 65nm PLL IP block for clock generation**

- No existing PLL block fitting our requirements in TSMC 65nm technology
- Hybrid PLL mixing analog and digital paths, with 3.2 GHz VCO frequency
- Large frequency ranges for input (40-125 MHz) and outputs (up to 1.6 GHz)
- 4 clock outputs each with programmable frequency and phase
- Very low internal time jitter:  $\sim$ 3 ps RMS up to 1 GHz
- Low power and radiation hardness capability









# Timeline and recent results



## **TIMELINE OF THE SALSA PROJECT**



SALSA0\_digital  $1x1$  mm<sup>2</sup>

**The State** 

SALSA0\_analog-1.5x1 mm²

#### **Steps of SALSA development**

- 2020-22: Discussions and reflections on the project
- 2022-23: **SALSA0** prototypes to study first designs
	- ► **SALSA0\_analog** featuring 4 front-end channels
	- ► **SALSA0\_digital** featuring an ADC block
- 2023: **PRISME** prototype to test PLL block + first version of general services
- 2023-24: **SALSA1** prototype to test full front-end + ADC chains
- 2023-25: **SALSA2** prototype to test ASIC including DSP, but with small number of channels  $(\leq 32)$
- 2025-26: **SALSA3** as pre-serial prototype with nominal number of channels

### **Current status**

- **SALSA0** prototypes tested in 2023-2024, performance evaluation and bug fixes of frontend and ADC blocks
- **PRISME** prototype tested from early 2024, bug fixes on PLL block, performance evaluation ongoing, radiation tests in November
- **SALSA1** prototype submitted April 2024, produced, packaging ongoing
- **SALSA2** architecture and DSP design ongoing, submission foreseen  $\sim$ March 2025



## **TESTS ON FRONT-END STAGE**



#### **SALSA0\_analog prototype**

- 4 front-end channels with slight differences between them
- CX1 channel with debug output for monitoring
- CX0-2-3 with different input transistors, CX0 without 5 pC gain range

#### **Test results**

- Test-bench: configurable input capacitance, configurable input signal generation, programmable oscilloscope, etc...
- All configuration parameters (gains, peaking times, anti-saturation,...) tested ok
- Measurements in agreement with simulations: bias currents, power consumption, DC values, etc...
- However some discrepancies concerning transfer functions and noise levels especially at 50 fC gain range
- Origin due to parasitic resistances in the chip, understood and reproduced in simulations. Corrected in the CSA design for SALSA1







## **MAIN RESULTS ON SALSA0\_ANALOG WITH 120 PF INPUT CAPACITANCE**





**T**<sub>fall</sub> CSA programmable from 5 µs for high rate to 1 ms for low noise



**Programmable gain** => dynamic range from **50 fC to 5 pC**









## **MAIN NOISE RESULTS ON SALSA0\_ANALOG: TYPICAL CASE**



#### **Equivalent Noise Charge** in the **250 fC range** at different peaking times



## **STATUS OF PRISME PLL PROTOTYPE**

### **Test bench**

- Power boards + PRISME test boards
- Low jitter clock generator from CERN  $+$  high precision signal generator, high end 80GS/s scope and phase noise analyzer

## **Generic results**

- I2C ok, temperature probe ok, radiation probe ok
- LVDS high speed I/O interface ok up to 1.2 Gb/s
- Clock outputs with adjustable phase and frequencies ok
- **Radiation TID tests foreseen in November**

## **Tests on PLL block**

- PLL block including digital branch working as expected
- Nominal internal 3.2 GHz reached with wide input frequency range achieved 80-105 MHz
- Random jitter component as low as 2.5 ps RMS
- But deterministic component too large, up to 50 ps RMS
- Origin identified in simulation (low frequency noise of 3 GHz VCO)
- Solution found, design corrected
- Possible updated chip to be submitted end of 2024











#### **SALSA readout chip**

- Development of a versatile readout ASIC: large range of gain, peaking time, capacitance, input rate, sampling rate,…
- Internal digitization and data processing to reduce bandwidth, continuous readout
- Rad hard, low power consumption

#### **Present status**

- Specifications of DSP almost finalized. Still open to suggestions
- SALSA0 and PRISME prototypes with promising performance measurements; helpful to fix bugs, and verify simulations
- SALSA1 prototype (front-end + ADC) produced, tests starting in November
- SALSA2 prototype (fully featured, reduced number of channels) development ongoing: DSP architecture and data processing
- Grant from EIC eRD109 R&D and Generic EIC R&D programs, and from French and Brazilian ANR and FAPESP research agencies obtained in 2024









#### **Next steps**

- Completion of tests on PRISME prototype, radiation tests in November
- **Tests of SALSA1 from November 2024**
- Submission of SALSA2 in 2<sup>nd</sup> quarter 2025
- Design of SALSA3 pre-serial ASIC in 2025, production and tests in 2026
- Full production in 2027, 5000 ASICs foreseen for EPIC, probably more for other projects, compatible with the EIC project timeline
- Expressions of interest welcome !





Spares





# Energy deposit in detector

• Energy deposit simulations for physics events



- Typical signal: ~1.35 keV
- Detector:
	- $\rightarrow$  Conversion gap: 3 mm
		- Electrons in conversion gap:  $-50$
	- $\rightarrow$  Amplification gain: 8 000 10 000
		- $\blacksquare$  400 500 ke





# Charge on electronics channel



- $\rightarrow$  Typical values of 8 000 10 000
- Hypothesis: cluster size: ~4 strips
	- $\rightarrow$  Strip with max energy: 65% of cluster energy
		- Parameters have to be known better
- Assume charge collection efficiency of the order of 70%
	- $\rightarrow$  Only this fraction reaches electronics channel
		- Due to detector capacitance, cable interconnect, cross-talk, ...
			- Pessimistic estimate for the timing being
			- Will be known better with advances in detector, interconnect and frontend design
- Mean charge
	- $\rightarrow$  30-35 fC for considered gain ranges
- Dynamic range large enough
	- $\rightarrow$  Acceptable saturation probability
		- Example only to give an idea  $\rightarrow$
	- $\rightarrow$  Acceptable loss of small charges
		- Low charge cluster members
		- Charges generated at "low end" of distributions

irakli.mandjavidze@cea.fr CyMBaL: expected signal 26/Oct/2023







# Targeted requirements for CyMBaL



- Signal : 30 fC
	- $\rightarrow$  Detector gain of ~8 000
- Max / signal  $:$   $\neg$ 10
	- $\rightarrow$  CSA range : 300 fC
		- Saturation probability  $~1/1000$ 
			- $@$  10 kHz hit rate :  $\sim$  100 ms
- Signal / threshold  $:$   $\sim$ 10
	- $\rightarrow$  Threshold : 3 fC  $\rightarrow$  ~100 eV
		- Assume charges are evenly distributed among all cluster channels but the channel with Max
			- Cluster size of 4
			- 65% of charges going to a single channel :  $\sim$ 19.5 fC
			- Others get  $\sim$  5.2 fC > 3 fC threshold
- Threshold / noise : 6
	- $\rightarrow$  Noise : 0.5 fC
		- $\blacksquare$  ENC: 3 100 e- compatible with the envisaged detector capacitances
- Working point will be refined with better knowledge of physics / detector / electronics
	- $\rightarrow$  Configurable flexible very frontend accommodates changes









## **PRISME side project**

- Specific budget from EIC R&D project support
- PRISME prototype to test PLL block + service blocks (bandgap, biases, I2C, I/O links,...), partly from CERN
- 4 programmable clock outputs with individual frequency and phase tuning
- Prototype submitted in July 2023, just arrived, in packaging process



Scheme from C. Flouzat

## **STRUCTURE OF DATA OUTPUT**



### **Type of output packets**

- Packets with different kinds of data
- Packet identification by type, numbering and optionally timestamps
- Each packet buffered and transmitted through one of the Gbit/s links

## **Physics data packets**

- Header + ADC sample values + reconstructed values
- Includes timestamps, chip address, channel numbers, possibly flags
- Sample data structure channel by channel
- Detail of format under finalization

## **Calibration data packets**

Same format as physics packets  $+$  type of calibration data

## **Information packets**

Carry information data: ASIC configuration, slow-control feedback, environmental informations, channel counting rates, etc...

## **Error packets**

 $\bullet$ Information packet generated when error or warning encountered in ASIC

# **INTEGRATION IN THE EPIC DAQ SYSTEM**



### **EPIC data acquisition chain**

<u>a dia mandria mpikambana amin'ny fivondronan-kaominin'i G</u>

- FEB: frontend boards carrying readout ASICs, specific to sub-detectors
- RDO: readout module,  $1^{st}$  data aggregation, clock and control dispatch, common design framework with adaptations between sub-detectors
- DAM: data aggregation module, interface with computing and global timing and control unit, common for all sub-detectors
- Downstream signals: clock, synchronous commands, slow-control
- Upstream signals: physics, calibration and monitoring data  $FPSA \overline{E/O}$ **RDO**  $O/E$  | FPGA **FEB I DAM DAM DAM** FE ASIC Patch panel No restriction on length On-detector Close or far from det. DAQ area Place to be identified *On-line computing* **Clock Control** Optical or electrical links

*Storage*

## **CLOCK, FAST COMMAND AND SLOW CONTROL INPUTS**



## **Traditional way**

- 1 differential input for clock
- 1 differential input for fast commands
- 1 SDA + SDC I2C input for slow control and configurations
- Will be implemented in SALSA

## **Single encoded line grouping all inputs**

- High speed 1Gb/s differential input which carry clock + fast commands + slow-control
- Internal CDR in SALSA to extract the different parts
- 8 bits every 10 ns (EIC): 6 bits for fast command ID, 1 bit for slow-control, 1 parity bit
- Simplify connectivity: 1 diff input for everything instead of 4
- Slow control output through information packets
- In parallel with the traditional way





Schemes from I. Mandjavidze



### **Context**

- Commands received from DAQ in synchronization with system clock (98.5 MHz) on 6 bits
- Can be received at each clock with embedded signals, but not in case of split signals

## **Data taking management commands (those useful for EPIC)**

- **T0SYNC:** new time frame  $\rightarrow$  reset packet and clock counters, realign clock phases, and make chip ready to read data in a new time frame
- **STARTREAD:** activate sample data generation in DSP
- **ENDREAD**: deactivate sample data generation in DSP, finish to process remaining samples in FIFOs, then send a specific packet when no more sample is remaining
- **CALIB0...N**: generate calibration data of type N
- **INFO0...N**: generate information packet of type N



# **QUALITY ASSURANCE**

## **Expertise in ASIC development**

- System-level design, production and commissioning
- Readout electronics, acquisition software, analysis (CLAS12, T2K) TPC, Asakusa tracker, ALICE TPC)
- Respect of ES&H regulations of host laboratories (BNL, CERN, JLab, J-PARC)

## **Expertise in large scale ASIC production**

- In-house at Saclay: automated ASIC tester robot, test-benches
- In industry: development of turn-key test-benches
- Recent experience: 40k Rafael and 80k Catia ASICs produced and tested for CMS Ph2 upgrade

## **Test equipment used for SALSA development**

- At Saclay: high-end LeCroy and Textronic oscilloscopes
- High performance phase noise analyzer
- Low jitter precision clock sources
- Climate chamber
- Bonding machine











# **SAMPA Overview**

- TSMC CMOS 130nm, 1.25V technology.
- 32 Channels, Front-end + ADC + DSP.
- Positive and negative polarities with 2 analog front-end modes:
	- 20 or 30 mV/fC with 160 ns shaping time. (Sensor Cap:  $12 25$  pF)
	- 4 mV/fC with 300 ns shaping time. (Sensor Cap: 40 80 pF) ◯
- ADC: 10-bit resolution, up to 18.5 MSPS.



A new SAMPA version with  $20/30$  mV/fC and 160/80 ns shaping time was later designed, tested on silicon and it is presently available.







