



清华大学 工程物理系

Department of Engineering Physics, Tsinghua University

The 8th International Conference on Micro-Pattern Gaseous Detectors

Development of Readout Electronics for CEPC TPC

Liu Canwen^{*1}、Yang Yanxiao^{*1}、Deng Zhi^{*1}、Gong Guanghua^{*1}、Dong Jianmeng^{*1}、
Qi Huirong^{*2}、Chang Yue^{*2}、She Xin^{*2}、Zhang Jinxian^{*2}、Wang Jianchun^{*2}、Zhang Jian^{*2}

1: Tsinghua University

2: Institute of High Energy Physics, Chinese Academy of Sciences

Oct. 14 – 18 2024 USTC Hefei, China

OUTLINES

01 | TPC and its readout electronics

02 | Progress on pad readout



03 | Progress on pixel readout

04 | Summary


01 | TPC and its readout electronics






- CEPC track detector system: silicon combined with gaseous chamber as the tracker and PID
- TPC is as the **baseline** main tracker in CEPC ref-TDR, achieving good **momentum resolution** and **particle identification**






- Signals induced in readout pads **in mm²**: ~1mm x 6mm
 - More parallel to the collection plane ~ short duration
 - More perpendicular to the collection plane ~ long duration
- **Ballistic Loss** vs signal pileup
- Acquire amplitude and time information at the same time



Waveform Sampling



- Combination of a pixel ASIC with TPC, e.g., **55 μm** using TPX3/4
- The signal duration variation reduces as the pixel size
 - no need for waveform, only charge and arrival timing
- PID improvement: $dE/dx \rightarrow dN/dx$




02 | Progress on pad readout for TPC



Current ASICs for pad TPC readout


AGET (T2K)

Anvar S, et al. IEEE NSS, 2011




PASA+ALTRO (ALICE)

Musa L, et al. IEEE NSS, 2003




Super-ALTRO (ILC)

Aspell P, et al. TNS, 2013




SAMPA (ALICE Upgrade)

Barboza, et al. JINST, 2016



Development of the WASA chip






➤ Functional block diagram



➤ Main Specifications



	PASA+ALTRO	Super-ALTRO	SAMPA	WASA
TPC	ALICE	ILC	ALICE upgrade	CEPC
Pad size	4x7.5 mm ²	1x6 mm ²	4x7.5 mm ²	1x6 mm ²
Number of channels	5.7 × 10 ⁵	1-2 × 10 ⁶	5.7 × 10 ⁵	2 x × 10 ⁶
Detector	MWPC	GEM/MicroMegas	GEM	GEM/MicroMegas
Gain	12 mV/fC	12-27 mV/fC	20/30 mV/fC	10-40 mV/fC
Analog shaper	CR-(RC) ⁴	CR-(RC) ⁴	CR-(RC) ⁴	CR-RC
Peaking time	200 ns	30-120 ns	80/160 ns	160-400 ns
ENC	370+14.6 e/pF	520 e	246+36 e/pF	569+14.8 e/pF
Waveform sampling	Pipeline ADC	Pipeline ADC	SAR ADC	SAR ADC
Sampling rate	10 MHz	40 MHz	10 MHz	10-100 MHz
Sampling accuracy	10 bit	10 bit	10 bit	10 bit
Power consumption of AFE	11.7 mW/ch	10.3 mW/ch	9 mW/ch	1.4 mW/ch
Power consumption of ADC	12.5 mW/ch	33 mW/ch	1.5 mW/ch	0.8 mW/ch@40 MHz
Power consumption of DSP	7.5 mW/ch	4.0 mW/ch	6.5 mW/ch	2.7 mW/ch@40 MHz
Power consumption of all	31.7 mW/ch@10MHz	47.3 mW/ch@40 MHz	17 mW/ch@10 MHz	4.9 mW/ch@40 MHz
CMOS process	250 nm	130 nm	130 nm	65 nm

- Response of the digital filters:
 - AFE: gain~10 mV/fC, peaking time~160 ns, $Q_{in}=120$ fC
 - Sampling rate of ADC: 40 MHz
 - Digital trapezoidal filter : Rise time~600 ns, Flat time 200 ns



➤ Noise



- AFE: gain~10 mV/fC, peaking time~160 ns
- Sampling rate of ADC: 40 MHz
- Digital trapezoidal filter : Flat time 200 ns




➤ Timing performance

- AFE: gain~10 mV/fC, peaking time~160 ns
- Sampling rate of ADC: 40 MHz
- Digital trapezoidal filter : Rise time~600 ns, Flat time 200 ns
- Timing algorithm: Time center of gravity method

$$\text{Time center: } t = \frac{\sum t_i \times f(t_i)}{\sum f(t_i)}$$



➤ Test with TPC: Fe-55



Working conditions of TPC:



- GEM voltage: 310 V
- Drift electric field: 3.23×10^4 V/m
- Gas: T2K (Ar/CF₄/iC₄H₁₀ 95/3/2)

Working conditions of electronics:

- Gain: 20 mV/fC
- Sampling rate : 30 MHz
- Self-triggered mode







Some Test Results of the WASA chip

➤ Transient waveforms and Fe-55 Spectrum





Some Test Results of the WASA chip

Tracking performance





➤ CUBES: Common Unit Based Electronics System



- Physical channels for ASIC
Data, Clock, Control, Trigger, Power
- SFF-8654 SlimLine cable assembly
- Multiple working modes
Pass-through mode
Edge mode
Distribution mode
- Actual connection of WASA-FE and CUBES
- 3 FE-Links and additional power supply terminals
- Line driver & receiver, fan-out
- FMC stacked structure
- Multiple back-end processing modes

➤ WASA-FE prototype





- 4 WASA chip: 64 channels
- Analog input ~ SAMTEC QTE socket
- Onboard PLL CDCM6208~ADC clock and data clock
- DC 12V from FE-Link, DC-DC→LDO→WASA

➤ WASA-FE test setup

- 1 WASA-FE
- 1 CUTE-WR-A7
- 1 FELink_STK
- 1 WRS



Signal source: The signal generator generates a square wave signal
Signal injection: 1pF capacitor is connected in series at the input
Trigger mode: external trigger

The host computer obtains the data and saves the disk




```
def main():  
    hostIP = "192.168.10.10"  
    sock = socket.socket(socket.AF_INET, socket.SOCK_STREAM)  
    sock.connect((hostIP, 5000))  
    print("Link connected!")  
    filename = datetime.datetime.now().strftime('%Y_%m_%d_%H_%M_%S')+".dat"  
    with open(filename, "wb") as file:  
        while True:  
            data = sock.recv(2048)  
            file.write(data)  
            file.flush()
```

➤ WASA-FE test results



CR-RC Output



Digital trapezoidal filter Output



- Ongoing:
 - Engineering run: ~1000 WASA chip
 - More stable WASA-FE boards will be built

03 | Progress on pixel readout for TPC




Why pixel readout for CEPC TPC

- CEPC: 10-year Higgs \rightarrow 2-year Z \rightarrow 1-year W
- PID: $dE/dx \rightarrow dN/dx \sim 3\%$
- High rate: smaller pixel \rightarrow lower noise \rightarrow lower gain \rightarrow lower ion feedback




Readout challenging for pixel TPC


- What we have now for large area in $\sim 1\text{m}^2$



1mm x 6mm




(0.1- 1) mm x (0.1-1) mm?




55μm x 55μm


➤ What we may look for...



High density PCB process
Precision: 100 μm
Pads: 10 mm




Chip packaging process
Precision: 1-10 μm
Pixels/Pads: 0.1-1 mm





IC process
Precision: 0.1 μm
Pixels: $\sim 10 \mu\text{m}$

Readout challenging for pixel TPC

➤ Advanced chip packaging technologies




- Pixel readout electronics
 - Multi-ROIC chips + Interposer PCB as RDL
 - High metal coverage
 - Four-side buttable
- Low-power energy/time measurement ASIC: TEPIX
 - Low noise: ~ 100 e noise
 - 5 ns drift time resolution
 - Low power: 100 mW/cm² (250uW/ch)




➤ Interposer design


- 8 TEPIX chips in the same RDL module
- L/S: 15 μm /15 μm , hole size: 50 μm , 8 layers
- Parasitic capacitance optimized



8 TEPIX chips





0.5mm x 0.5mm pixels



➤ Block diagram

- Charge Sensitive Preamplifier(CSA)
- CDS amplifier provides additional gain and noise shaping
- Wilkinson type ADC each pixel
- Timing discriminator with Time of Arrival information




➤ Test results


- Power Consumption $\sim 0.5\text{mW}/\text{ch}$
- Timing $\sim <1\text{LSB}(10\text{ns})$
- Noise $\sim 300\text{e}$

Parameter	Spec
Number of channels	128
Power Consumption	Analog $<30\text{mW}$
	Digital $<30\text{mW}$
ENC	$\sim 300\text{e}$ (high gain)
Dynamic Range	25fC (high gain)
	150fC (low gain)
INL	$<1\%$
Time Resolution	$<10\text{ns}$


Sigma=0.57LSB




Timing Results



Sigma=14.7LSB




Energy Results



Prototype for beam test






- Pixel size: 0.5mm x 0.5 mm pixel
- Pixel number: 5 mm x 150 mm → 10 x 300 channels



Prototype for beam test



➤ Test board and setup



Prototype for beam test

Preliminary test results with calibration signal:


- Charge injected $\sim 6\text{fC}$;
- 4 triggers, gap between each trigger $40\mu\text{s}$

Results:


- got expected trigger time.
- got expected energy value according to the charge injected.
- some channels has lower energy of 1st trigger, need further investigation.

Trigger time and energy histogram:

Time:



Energy:



TEPIX1

TEPIX2

TEPIX3

TEPIX4

04 | Summary



- TPC can realize large-volume, 4π solid angle coverage of three-dimensional particle track detection, and has a wide range of application prospects in basic physics experiments, astronomical observations, and nuclear energy development
- In the past ten years, we have developed a variety of waveform sampling front-end chips for pad-type TPC readout, and the latest WASA chip integrates analog front-end, ADC waveform sampling, digital filter, trigger logic and other circuit functions, and based on this chip, we have developed a scalable TPC readout electronics system
- Pixel readout is also one of the current development trends of TPC detector technology, and we have developed a low-power energy and time measurement readout chip TEPIX for pixel TPC readout, which realizes sub-millimeter pixel readout through a high-density interposer substrate

- We would like to thank Li Yulan and Feng Hua of Tsinghua University, Li Jin and Qi Huirong of the Institute of High Energy Research, and Zhu Chengguang of Shandong University for their technical exchanges and support in TPC detectors
- Special thanks to the graduate students who completed the chip development and test: Liu Wei, Dong Jianmeng, Liu Canwen (currently studying), Wei Tong (currently studying), Yang Yanxiao (currently studying)

THANKS