

# Technology and layout developments for the vertex detector in France

Serhiy Senyukov (IPHC Strasbourg)

- 💡 Monolithic Active Pixel Sensors (**MAPS**) are the ideal candidate

Fabrizio Palla, Venice, 4 November 2024

# Experience with MAPS vertex detectors in France


## • STAR-PXL @ RHIC

- ULTIMATE chip design (IPHC)
  - First MAPS for vertex detector




## • ALICE-ITS2 @ LHC

- ALPIDE chip design (IPHC, IRFU, IP2I)
  - First in TJ 180 nm
  - First MAPS tracker chip
- Detector assembly (IPHC)




## • CBM-MVD @ FAIR

- MIMOSIS chip design (IPHC)
  - TJ180 nm
  - Hit rate: 70 MHz/cm<sup>2</sup> (ALIPIDE x2)




## • ALICE-ITS3 @ LHC

- MOSAIX chip design (IPHC)
  - First in TPSCo 65 nm process
  - First large area stitched sensor ~260 cm<sup>2</sup>



## • Belle II VXD @ KEK

- OBELIX chip design (IPHC, CPM) )
  - TJ 180 nm
  - Time resolution: 100 ns
  - Hit rate: 120 MHz/cm<sup>2</sup> (triggered)



# New project – OCTOPUS\* (DRD3/7)

## Optimized CMOS Technology for Precision in Ultra-thin Silicon

- Simulation, development and characterization of MAPS in TPSCo 65 nm CMOS Imaging Process targeting future Lepton Collider specifications :
  - Single point resolution: 3  $\mu\text{m}$
  - Time resolution: 5 ns
  - Power dissipation: 50 mW/cm<sup>2</sup>
  - Thickness: 50  $\mu\text{m}$
  - Readout architecture scalable to large area
- Intermediate step – high resolution sensor for beam telescope
  - Time resolution: 100 ns
  - Power dissipation: <500 mW/cm<sup>2</sup>

\* Perhaps not the final name. Voting in progress


# OCTOPUS: Milestones and deliverables

Number	Deliverable/Milestone Title	WP project #	Lead	Type	Dissemination Level	Due Date
M1	Report on Demonstrators	4	DESY	Report	DRD3 report	Month 9 (Q1 2025)
D1 <b>MPR2</b>	Beam Telescope Demonstrator Matrix Submission <b>3 <math>\mu</math>m</b>	1, 2	IPHC	Prototype	Manual / Presentation	Month 24 (Q2 2026)
M2	Report on Demonstrator Matrix Characterization	3, 4	DESY	Report	Publication	Month 36 (Q2 2027)
D2 <b>MPR3</b>	Full Beam Telescope Sensor Submission	2, 3	IPHC	Prototype	Manual / Presentation	Month 48 (Q2 2028)
M3	Report on Beam Telescope Sensor Performance	3, 4	DESY	Report	Publication	Month 60 (Q2 2029)
D3 <b>ER</b>	LC Vertex Sensor Demonstrator Submission	1, 2	IPHC	Prototype	Manual / Presentation	Month 66 (Q4 2029)
M4	Report on LC Vertex Sensor Demonstrator Performance	3, 4	DESY	Report	Publication	Month 78 (Q4 2030)

Full column height

$\geq 2\text{cm}^2$  sensor

# OCTOPUS: project structure



# OCTOPUS: participating institutes

Institute	Contact	Main areas of contribution
APC Paris	M. Bomben	Simulations, testing
Bonn University	J. Dingfelder	ASIC design, testing
CERN	D. Dannheim	Testing, DAQ, ASIC design support (through DRD7)
DESY	S. Spannagel	ASIC design, testing, DAQ, simulations
ETH Zurich	M. Backhaus	ASIC design, testing
FNSPE Prague	P. Svihra	ASIC design, DAQ, testing
GSI Darmstadt	M. Deveaux	Simulations, testing
HEPHY Vienna	T. Bergauer	DAQ, testing, ASIC design
IPHC Strasbourg	A. Besson	ASIC design, testing
Oxford University	D. Bortoletto	Powering, integration, testing
Zurich University	A. Macchiolo	Testing, DAQ, simulations

**Newcomers are welcome!**

# Some contributions to OCTOPUS project

1. Performance studies of TPSCo 65 nm CMOS process
2. Simulation studies of in-pixel signal digitization
3. Asynchronous (clockless) matrix readout




# 1. Performance studies of TPSCo 65 nm CIS

CE65V2 – 48 × 24 pixel chip with analogue readout


- 3 process variants (STD, MOD, GAP) for depletion control
- 3 pixel pitches: 15, 18, 22.5 μm
- 2 pixel arrangements: SQ and HSQ
- AC pixels with  $V_{\text{bias}} = (0; 10) \text{ V}$
- Rolling shutter readout at 10 MHz

Lab and beam tests since Aug 2023 by the international team:


APC Paris, CTU Prague, Hiroshima University, Tsukuba University, UZH, and IPHC



From "APTS paper" <https://inspirehep.net/literature/2768850>



SQ pixels




HSQ pixels

# 2 $\mu\text{m}$ resolution with 22.5 $\mu\text{m}$ pitch\*



GAP

STD



\* With 16-bit analogue readout



## 2. Simulation studies of in-pixel digitization



- Test beam data of CE65V2 was digitized offline using ADC of various precision (1-4 bits)
- Low bit number ADC can recover significant part of the resolution
- Study in progress by Gaele Sadowski (IPHC Strasbourg)


# 3. Asynchronous (clockless) matrix readout

- Based on Fixed Priority Arbiter ([link](#))  
FPA asynchronously translates signals from N inputs to 1 output based on priorities fixed in hardware
- Proposal to use a tree of FPAs to propagate each pixel of double column to periphery ([link](#))
- Many possible tree structures in-between:
  - Many 2:1 FPAs (Better bandwidth)
  - One N:1 FPA (Less area)
- Simulations shows:
  - Mean pixel readout time 20 ns at 100 MHz/cm<sup>2</sup>
  - Power consumption 10 mW/cm<sup>2</sup> (digital)
  - Time resolution 2 ns




# SPARC: first prototype of asynchronous readout

- Pixel matrix:  $32 \times 28$
- Pixel pitch:  $24 \times 16 \mu\text{m}^2$
- Pixel front-end: DPTS-like (CERN)
- FPA tree types: 2:1, 4:1, 16:1, 64:1
- Power dissipation:  $5 \text{ mW}/\text{cm}^2$
- Mean readout time: 6.3 ns
- Designed by: IPHC, IRFU
- Submission: early 2025 (ER2)
- Test system in preparation for summer 2025




$1.5 \times 1.5 \text{ mm}^2$



# Possible OCTOPUS architectures


- Option 1: Mid-size pixels
  - Standard process for charge sharing
  - $\geq 20 \mu\text{m}$  pitch
  - In-pixel digitization (2 Thresholds, 2-3 bits ADC, ToT)
  - Asynchronous readout of 1024-2048 pixels per double column
- Option 2: Small grouped pixels
  - Standard or modified process
  - $\leq 15 \mu\text{m}$  pitch
  - Binary output of each pixel
  - Asynchronous readout of  $2 \times 2$  pixel groups
    - Readout sends 4-bit local address of fired pixels in the group
    - Reduced FPA tree size

# OCTPUS schedule



# FCC-SEED: FCC Snail-shape vErteX Detector (DRD8)

- Full silicon ladders of 6/8 reticles
  - With or without stitching along Z
- Ladders are bent:
  - Provide mechanical stiffness to build the layer
  - Reduce the material budget
- Advantages:
  - Full r-phi coverage
  - Stitching yield less critical
  - Less constrain on the layer radius
- Expression of interest in preparation:
  - IP2I Lyon
  - CPPM Marseille
  - IPHC Strasbourg





# Silicon chip bending studies in IPHC

Project to build a prototype of a FCC-SEED layer using MIMOSIS chips:

Step 1: bending of single MIMOSIS chips

Different thicknesses: 30, 40, 50  $\mu\text{m}$

Different radii: 18, 15, 12, 10 mm

Step 2: bending of a strip of chips (Super-MIMOSIS)

Step 3: building of full layer demonstrator



Bending test of ALPIDE wafer in IPHC

# Summary and outlook

Large experience with MAPS

- Complete set of expertise: simulation, chip design and mechanics
- 3 ongoing projects: MIMOSIS, OBELIX and MOSAIX

Started FCC oriented sensor project OCTOPUS with DRD3/7

Several innovative ideas to reach target specifications:

- Use of 65 nm CMOS process
- In-pixel digitization
- Asynchronous readout

Vertex detector project FCC-SEED in preparation for DRD8

- Silicon bending tests starting in IPHC



Thank you for your attention