

# Summary VD and PiD detectors for FCC-ee

based on A. Andrezza, G. Boudoul, T. Papaevangelou,  
E. Robuti, M. Rolo, S. Senyukov, D. Contardo/P. Schwemling



# Vertex Detector

target precision  $\approx 3 \mu\text{m}$  and  $X/X_0/\text{layer}$  less than 0.1% at low power  $\lesssim 50 \text{ mW}/\text{cm}^2$

Monolithic CMOS technology is a unique solution to meet this performance

S. Senyukov developments in TPSCo 65 nm processes

- “small electrodes, thin epi-layer (10  $\mu\text{m}$ ), large size (ALICE-ITS3)
- “OCTOPUS” DRD3/7 project goal demonstrate best approach/alternatives toward 3  $\mu\text{m}$ 
  - process variants : STD  $\approx 25 \mu\text{m}$  pitch, GAP  $\lesssim 15 \mu\text{m}$
  - STD/GAP 100/5 ns timing precision targets
  - Asynchronous readout, digitization few bits for STD higher pitch, pixel grouping for GAP lower pitch



different processes provide different charge sharing, few digitisation bits can improve resolution



# Vertex Detector

target precision  $\simeq 3 \mu\text{m}$  and  $X/X_0/\text{layer}$  less than 0.1% at low power  $\lesssim 50 \text{ mW}/\text{cm}^2$

Monolithic CMOS technology is a unique solution to meet this performance

## M. Rolo developments in LFoundry 110 nm processes

- large electrodes, HR wafers, active thickness down to  $50 \mu\text{m}$
- ARCADIA-MD3
  - pixels  $25 \times 25 \mu\text{m}^2$ , matrix  $512 \times 512$ ,  $1.28 \times 1.28 \text{ cm}^2$  silicon active area, “side-abutable”
    - $< 30 \text{ mW}/\text{cm}^2$  at  $100 \text{ MHz}/\text{cm}^2$
    - $4.7 \mu\text{m}$  resolution with binary readout (not deconvoluted from telescope resolution)




Also studies of  $10 \mu\text{m}$  pitch and grouping in mini-strips

# Vertex Detector mechanical designs

crucial to fully benefit from sensor performance (or to avoid over-designing)

## F. Palla stave concept



small sensors, 0.25%  $X/X_0$  /layer



large bent sensors 2 in layer 1-2, 4 in layer 3 and 4 improved  $X/X_0$ , but fill factor and hermeticity issue



## S. Senyukov SEED large sensors in snail shape allowing overlaps



## Several other common challenges

- airflow cooling
- stability
- services
- MDI integration
- accessibility

# Vertex Detector simulations

G. Boudoul, A. Andreazza

- Provide guidance on overall configuration can be parametric
  - radius and length of layers
  - single versus double layers
  - requirements / layer(disk) extended to outer pixel and wrapping layers...



- Provide guidance for sensor and system R&D need detailed geometries, full GEANT simulations

- operation condition, rates and occupancies at different sensor positions including background
  - input to readout architecture
- realistic performance estimate with respect to
  - sensor parameters, system design ( $X/X_0$ , hermeticity, acceptance), mis-calibrations

## ➤ Essential piece is development of a digitizer (started)

- produce realistic clusters for all tracks
  - eg correct hit positions and occupancies
- should be usable in all sensor & detector configurations

old plot of CLD and IDEA vd on top of each others






# Motivation for PID

Flavor physics, Higgs decays to fermions, HNL mass...

ToF  $\simeq 30$  ps precision at  $\simeq 2.2(0.15)$  m provide  $3\sigma$   $\pi/K$  discrimination  $\gtrsim 3(0.66)$  GeV standalone

needed in the 1 GeV region to complete dE/dx and dN/dx in LGVD\*

strong interest to have combined position and timing precision in a same sensor



a layer at 15 cm would allow  $3\sigma$  discrimination up to the 2 T-field cutoff of 0.66 GeV at 2.2 m  
 at 3T the momentum cut-off is 1 GeV at 2.2 m a ToF layer would be useful in front of the LGVD at 35 cm  
 position precision target in  $r/\Phi$  5(7)  $\mu\text{m}$  at .35(2.2) m

\* Large Gas Volume Detectors (Drift Chamber or Time Projection Chamber)

# ToF PID / Tracking Layers


Monolithic CMOS and LGADS

w/o gain

Mini CACTUS-V2 IRFU


LFoundry 150 nm,  
175  $\mu\text{m}$ , 0.5 x 0.5  $\text{mm}^2$   
 $\approx 60$  ps precision

$\approx 2.5$  mm



w/ gain layers started



TPSCo 65 nm  
modified with gap  
10  $\mu\text{m}$  epi., pitch 10  $\mu\text{m}$   
63 ps precision




IP2I plans to develop  
asynch. readout architecture  
ToA/ToT at end of column

w/ gain

ARCADIA-MADPIX M. Rolo  
LFoundry 110 nm, w/gain  
48  $\mu\text{m}$ , 250 x 100  $\mu\text{m}^2$   
 $\approx 72$  ps precision\*\*



INFN-FBK LGADs E. Robuti  
hybrid design  
50  $\mu\text{m}$ , .45 x .45  $\text{mm}^2$   
 $\approx 15/50$   $\mu\text{m}/\text{ps}$  precision



New design pads  
trench isolated  
to control charge sharing

P. Schwemling/D. Contardo

\* the technology could be deployed in first layers of a Si/W electromagnetic calorimeter and a LumiCal, \*\* not corrected for time reference resolution



# ToF PID / Tracking Layers

Monolithic CMOS and LGADS

## General MCMOS/LGAD technology problematics

Mini CA  
LFoun  
175  $\mu\text{m}$ ,  
 $\approx 60$

- Intrinsic time precision limit w/ and w/o gain layer
  - versus pixel size/pitch - active thickness - capacitance
- Position precision
  - channel density versus position/timing performance (driving power)
- low power preamplification





w/ gain

## Other MCMOS technology R&D

- TJ 180 nm CASSIA CERN, w/ amplification  $\approx 50 \times 50 \mu\text{m}^2$
- SiGe technology UniGe (not commercial), w/o and w/ amplifications

MPGD - ex. Picosec [T. Papaevangelou](#)




30 – 35 ps precision

as E. Robuti


5 x .45 mm<sup>2</sup>

precision

SD



D



rench isolated  
ge sharing  
ned



# ToF PID / Tracking Layers


Monolithic CMOS and LGADS

w/o gain

w/ gain

Mini CACTUS-V2 IRFU


LFoundry 150 nm,  
175  $\mu\text{m}$ , 0.5 x 0.5  $\text{mm}^2$   
 $\approx 60$  ps precision



TPSCo 65 nm  
modified with gap  
10  $\mu\text{m}$  epi., pitch 10  $\mu\text{m}$   
63 ps precision

ARCADIA-MADPIX M.Rolo  
LFoundry 110 nm, w/gain  
48  $\mu\text{m}$ , 250 x 100  $\mu\text{m}^2$   
 $\approx 72$  ps precision\*\*


INFN-FBK LGADs E. Robuti  
hybrid design, .45 x .45  $\text{mm}^2$   
 $\approx 15/50$   $\mu\text{m}/\text{ps}$  precision



## System aspects

- Power management
  - number of layers versus standalone performance and power sum
  - $X/X_0$  versus power
- Mechanical structure and services similar as for VD
  - stave design - sensor size and thickness tbd
  - bent design – oriented to large and thin sensors

IP2I plans to develop  
asynch. readout architecture  
ToA/ToT at end of column



New design pads trench isolated  
to control charge sharing  
determined



w/ gain layers started

\* the technology could be deployed in first layers of a Si/W electromagnetic calorimeter and a LumiCal, \*\* not corrected for time reference resolution


# ToF PID / Tracking Layers

Monolithic CMOS and LGADS

w/o gain

w/ gain

Mini CACTUS-V2 IRFU  
LFoundry 150 nm,  
175  $\mu\text{m}$ , 0.5 x 0.5  $\text{mm}^2$   
 $\approx 60$  ps precision




w/ gain layers started

TPSCo 65 nm  
modified with gap  
10  $\mu\text{m}$  epi., pitch 10  $\mu\text{m}$   
63 ps precision




## Simulation studies

- operating conditions – rate and occupancies
- position and timing precision requirements versus radius (can influence technology choices)
- effect of  $X/X_0$  versus radii and number of layers
- physics benefit of inner radius timing




IP2I plans to develop  
async. readout architecture  
ToA/ToT at end of column

ARCADIA-MADPIX M.Rolo  
LFoundry 110 nm, w/gain  
48  $\mu\text{m}$ , 250 x 100  $\mu\text{m}^2$   
 $\approx 72$  ps precision\*\*



INFN-FBK LGADs E. Robuti  
hybrid design, .45 x .45  $\text{mm}^2$   
 $\approx 15/50$   $\mu\text{m}/\text{ps}$  precision



New design pads trench isolated  
to control charge sharing  
determined

# Outlook

- Sensor R&D
  - different technologies should eventually converge on similar performance for VD
  - technology alternative(s) to achieve PID/Tracking is (are) yet to be established
  - work will continue in the first 3-4 years DRD period for comparative evaluations
  - on longer term, 3D wafer stacking, finer foundry nodes, could shed new light for channel density and power consumption (DRD& mandate)
- System aspects are crucial, they may limit the performance
  - particularly for  $X/X_0$ , MDI integration and systematic effects
- Simulation studies are needed
  - to guide R&D
  - to define and refine detector configurations and requirements (as a function of  $r/\eta$ )
  - to assess effects of hermeticity, acceptance, mis-calibrations

France and Italy are developing complementary technologies  
and system approaches, synergies can be exploited  
Eols foreseen on VD, tracking Wrapping Layers and ToF/Tracking Layers

# Outlook

	Features	Earlier experiments	FCC inner vertex	FCC outer vertex	FCC wrapper
• Sensor R&D					
• different	10 um pitch				
• technolo	"effective" 10 um pitch with charge sharing				
➤ work w	20 ns time-stamping				
➤ on long and po	30 ps time resolution				
• System aspe	Serial powering capability				
• particula	Chip-to-chip data transmission				
	10 mW/cm <sup>2</sup> power				
• Simulation (	50 mW/cm <sup>2</sup> power				
• to guide	100 mW/cm <sup>2</sup> power				
• to define	Extreme stitching (20 cm size sensors)				
• to asses	Moderate stitching (4 cm size sensors)				

Monolithic CMOS  
 common technology matrix  
 A. Andreazza  
 can be connected to system and  
 simulation aspects

annel density

France and Italy are developing complementary technologies  
 and system approaches, synergies can be exploited  
 Eols foressen on VD, tracking Wrapping Layers and ToF/Tracking Layers