## **CLIC electronics chapter**

E. Van der Kraaij, L. Linssen, P. Roloff, G. Blanchot, C. F. Rojas, P. V. Vyvre, J. Strube, X. Llopart presented by A. Kluge October 19, 2011





- Aim of chapter
- Overview of detector readout channels
- Implementation options for few subdetectors
- Powering scheme
- DAQ aspects
- Summary



- Overview of detector readout requirements
- Verifies consistency of requirements
- Evaluates principle implementation feasibility
- Summarizes priority areas for further research and development




## Introduction

- Electronics requirements resemble
  - LHC detectors for
    - pile-up and time stamping aspects with more precision
  - ILC detectors
    - for trigger-less readout
    - high channel count
    - Iow material budget
    - power pulsing aspects
    - Radiation similar to situation at ILC (factor 10<sup>4</sup> lower than LHC)



### Introduction



- 0.5 ns time separation between bunch crossings
- sequence of 312 bunch crossings in train
  - $\rightarrow$  156 ns long bunch train
- bunch train repetition each 20 ms



# 5 detector categories with similar readout specifications

- Silicon pixel detectors
  - Arrival time for 1 hit readout per train
  - Zero suppression
- Silicon strip detectors
  - Arrival time for >1 hits per train
  - Sampling of pulse at regular interval
  - No zero suppression due to the large occupancies
- TPC
  - Analog pad readout for 1000 voxels per channel
- Calorimeters
  - Arrival time for >1 hits per train
  - Sampling of pulse at regular interval
  - Pulse heights higher than strip detectors → time resolution
  - No zero suppression
- Muon detectors
  - Digital readout of > 1 hits per train with a multi-hit TDC
  - Zero suppression

	time	time		number	average	number	
CLIC ILD	stamping	sampling	cell	of	to maximum	of bits	data
0210_120	resolution	period	size	channels	occupancy	per hit	volume
	[ns]	[ns]	[mm <sup>2</sup> ]	[10 <sup>6</sup> ]	per train [%]	[bit]	[Mbyte]

Safety factor 5/2 for incoherent pairs/ $\gamma\gamma$  to hadrons, TPC no safety

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel VTX endcap FTD pixels							
FTD strips SIT SET ETD							
TPC							
ECAL barrel ECAL endcap HCAL barrel HCAL endcap HCAL rings LumiCal BeamCal							
MUON barrel MUON endcap							

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel VTX endcap	~ 5 ~ 5	10 10	0.02×0.02 0.02×0.02	945 895	< 1.5 - 1.9 < 2.0 - 2.8	32 32	56 72
FTD pixels FTD strips SIT SET ETD TPC	~ 5	10	0.02×0.02	1570	0.1 - 1.0	32	6.3
ECAL barrel ECAL endcap HCAL barrel HCAL endcap HCAL rings LumiCal BeamCal							
MUON barrel MUON endcap							

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel VTX endcap FTD pixels	~ 5 ~ 5 ~ 5	10 10 10	0.02×0.02 0.02×0.02 0.02×0.02	945 895 1570	< 1.5 - 1.9 < 2.0 - 2.8 0.1 - 1.0	32 32 32	56 72 6.3
FTD strips SIT SET ETD TPC							
ECAL barrel ECAL endcap HCAL barrel HCAL endcap HCAL rings LumiCal BeamCal MUON barrel MUON endcap							
woon enucap							

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel VTX endcap FTD pixels	~ 5 ~ 5 ~ 5	10 10 10	$0.02 \times 0.02$ $0.02 \times 0.02$ $0.02 \times 0.02$	945 895 1570	< 1.5 - 1.9 < 2.0 - 2.8 0.1 - 1.0	32 32 32	56 72 6.3
FTD strips SIT SET ETD TPC							
ECAL barrel ECAL endcap HCAL barrel HCAL endcap HCAL rings LumiCal BeamCal MUON barrel MUON endcap							

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel	~ 5	10	0.02×0.02	945	< 1.5 - 1.9	32	56
VTX endcap	~ 5	10	0.02×0.02	895	< 2.0 - 2.8	32	72
FTD pixels	~ 5	10	0.02×0.02	1570	0.1 - 1.0	32	6.3
FTD strips	~ 5	10 - 25	$0.05 \times 100$	1.6	160 - 290	16	48
SIT	~ 5	10 - 25	$0.05 \times 90$	1.0	100 - 174	16	30
SET	~ 5	10 - 25	$0.05 \times 438$	5.0	17 - 17	16	150
ETD	~ 5	10 - 25	$0.05 \times 300$	4.0	38 - 77	16	120
TPC ECAL barrel ECAL endcap HCAL barrel HCAL endcap HCAL rings LumiCal BeamCal MUON barrel MUON endcap							

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel VTX endcap FTD pixels	~ 5 ~ 5 ~ 5	10 10 10	0.02×0.02 0.02×0.02 0.02×0.02	945 895 1570	< 1.5 - 1.9 < 2.0 - 2.8 0.1 - 1.0	32 32 32	56 72 6.3
FTD strips SIT SET ETD	~ 5 ~ 5 ~ 5 ~ 5 ~ 5	10 - 25 10 - 25 10 - 25 10 - 25	0.05×100 0.05×90 0.05×438 0.05×300	1.6 1.0 5.0 4.0	160 - 290 100 - 174 17 - 17 38 - 77	16 16 16 16	48 30 150 120
TPC ECAL barrel ECAL endcap HCAL barrel HCAL endcap HCAL rings LumiCal BeamCal MUON barrel MUON endcap							

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel	~ 5	10	0.02×0.02	945	< 1.5 - 1.9	32	56
VTX endcap	~ 5	10	0.02×0.02	895	< 2.0 - 2.8	32	72
FTD pixels	~ 5	10	0.02×0.02	1570	0.1 - 1.0	32	6.3
FTD strips	~ 5	10 - 25	$0.05 \times 100$	1.6	160 - 290	16	48
SIT	~ 5	10 - 25	$0.05 \times 90$	1.0	100 - 174	16	30
SET	~ 5	10 - 25	$0.05 \times 438$	5.0	17 - 17	16	150
ETD	~ 5	10 - 25	$0.05 \times 300$	4.0	38 - 77	16	120
TPC ECAL barrel ECAL endcap HCAL barrel HCAL endcap HCAL rings LumiCal BeamCal MUON barrel MUON barrel							

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel VTX endcap FTD pixels	~ 5 ~ 5 ~ 5	10 10 10	0.02×0.02 0.02×0.02 0.02×0.02	945 895 1570	< 1.5 - 1.9 < 2.0 - 2.8 0.1 - 1.0	32 32 32	56 72 6.3
FTD strips SIT SET ETD	~ 5 ~ 5 ~ 5 ~ 5	10 - 25 10 - 25 10 - 25 10 - 25	0.05×100 0.05×90 0.05×438 0.05×300	1.6 1.0 5.0 4.0	160 - 290 100 - 174 17 - 17 38 - 77	16 16 16 16	48 30 150 120
ТРС	_ <sup>a</sup>	25	1×6	3 <sup>b</sup>	5 - 32	24	500
ECAL barrel ECAL endcap HCAL barrel HCAL endcap HCAL rings LumiCal BeamCal MUON barrel MUON endcap							

<sup>b</sup> The 3D TPC reads out 1000 voxels per channel for each bunch train. Safety factor 5/2 for incoherent pairs/γγ to hadrons, TPC no safety

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel VTX endcap FTD pixels	~ 5 ~ 5 ~ 5	10 10 10	0.02×0.02 0.02×0.02 0.02×0.02	945 895 1570	< 1.5 - 1.9 < 2.0 - 2.8 0.1 - 1.0	32 32 32	56 72 6.3
FTD strips SIT SET ETD	~ 5 ~ 5 ~ 5 ~ 5	10 - 25 10 - 25 10 - 25 10 - 25	0.05×100 0.05×90 0.05×438 0.05×300	1.6 1.0 5.0 4.0	160 - 290 100 - 174 17 - 17 38 - 77	16 16 16 16	48 30 150 120
ТРС	_a	25	1×6	3 <sup>b</sup>	5 - 32	24	500
ECAL barrel ECAL endcap HCAL barrel HCAL endcap HCAL rings LumiCal BeamCal MUON barrel MUON endcap							

<sup>b</sup> The 3D TPC reads out 1000 voxels per channel for each bunch train. Safety factor 5/2 for incoherent pairs/γγ to hadrons, TPC no safety

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel VTX endcap	~ 5 ~ 5	10 10	0.02×0.02 0.02×0.02	945 895	< 1.5 - 1.9 < 2.0 - 2.8	32 32	56 72
FTD pixels	$\sim 5$	10	$0.02 \times 0.02$	1570	0.1 - 1.0	32	6.3
FTD strips SIT SET ETD	~ 5 ~ 5 ~ 5 ~ 5	10 - 25 10 - 25 10 - 25 10 - 25	0.05×100 0.05×90 0.05×438 0.05×300	1.6 1.0 5.0 4.0	160 - 290 100 - 174 17 - 17 38 - 77	16 16 16 16	48 30 150 120
ТРС	_a	25	1×6	3 <sup>b</sup>	5 - 32	24	500
ECAL barrel ECAL endcap HCAL barrel HCAL endcap HCAL rings LumiCal BeamCal MUON barrel MUON endcap							

<sup>b</sup> The 3D TPC reads out 1000 voxels per channel for each bunch train. Safety factor 5/2 for incoherent pairs/γγ to hadrons, TPC no safety

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel	$\sim 5$	10	$0.02 \times 0.02$	945	< 1.5 - 1.9	32	56
VTX endcap	$\sim 5$	10	$0.02 \times 0.02$	895	< 2.0 - 2.8	32	72
FTD pixels	$\sim 5$	10	$0.02 \times 0.02$	1570	0.1 - 1.0	32	6.3
FTD strips	$\sim 5$	10 - 25	$0.05 \times 100$	1.6	160 - 290	16	48
SIT	$\sim 5$	10 - 25	0.05×90	1.0	100 - 174	16	30
SET	$\sim 5$	10 - 25	0.05×438	5.0	17 - 17	16	150
ETD	$\sim 5$	10 - 25	0.05×300	4.0	38 - 77	16	120
TPC	_a	25	1×6	3 <sup>b</sup>	5 - 32	24	500
ECAL barrel	1	25	5×5	69.5	< 3	16	2090
ECAL endcap	1	25	5×5	43.2	60 - 150	16	1300
HCAL barrel	1	25	30×30	6.9	< 5	16	210
HCAL endcap	1	25	30×30	1.8	120 - 5200	16	54
HCAL rings	1	25	30×30	0.2	< 5	16	6.0
LumiCal	5	25	5×5	0.2	600 - 6000	32	4.6
BeamCal	5	25	8×8	0.1	15600 <sup>c</sup>	32	6.0

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel	$\sim 5$	10	0.02×0.02	945	< 1.5 - 1.9	32	56
VTX endcap	$\sim 5$	10	$0.02 \times 0.02$	895	< 2.0 - 2.8	32	72
FTD pixels	$\sim 5$	10	$0.02 \times 0.02$	1570	0.1 - 1.0	32	6.3
FTD strips	$\sim 5$	10 - 25	$0.05 \times 100$	1.6	160 - 290	16	48
SIT	$\sim 5$	10 - 25	0.05×90	1.0	100 - 174	16	30
SET	$\sim 5$	10 - 25	0.05×438	5.0	17 - 17	16	150
ETD	$\sim 5$	10 - 25	0.05×300	4.0	38 - 77	16	120
ТРС	_a	25	1×6	3 <sup>b</sup>	5 - 32	24	500
ECAL barrel	1	25	5×5	69.5	< 3	16	2090
ECAL endcap	1	25	5×5	43.2	60 - 150	16	1300
HCAL barrel	1	25	30×30	6.9	< 5	16	210
HCAL endcap	1	25	30×30	1.8	120 - 5200	16	54
HCAL rings	1	25	30×30	0.2	< 5	16	6.0
LumiCal	5	25	5×5	0.2	600 - 6000	32	4.6
BeamCal	5	25	8×8	0.1	15600 <sup>c</sup>	32	6.0

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel VTX endcap FTD pixels	~ 5 ~ 5 ~ 5	10 10 10	0.02×0.02 0.02×0.02 0.02×0.02	945 895 1570	< 1.5 - 1.9 < 2.0 - 2.8 0.1 - 1.0	32 32 32	56 72 6.3
FTD strips SIT SET ETD	~ 5 ~ 5 ~ 5 ~ 5	10 - 25 10 - 25 10 - 25 10 - 25	0.05×100 0.05×90 0.05×438 0.05×300	1.6 1.0 5.0 4.0	160 - 290 100 - 174 17 - 17 38 - 77	16 16 16 16	48 30 150 120
TPC	_a	25	1×6	3 <sup>b</sup>	5 - 32	24	500
ECAL barrel ECAL endcap HCAL barrel HCAL endcap HCAL rings LumiCal BeamCal	1 1 1 1 5 5	25 25 25 25 25 25 25 25	$5 \times 5$ $5 \times 5$ $30 \times 30$ $30 \times 30$ $30 \times 30$ $5 \times 5$ $8 \times 8$	69.5 43.2 6.9 1.8 0.2 0.2 0.1	< 3 60 - 150 < 5 120 - 5200 < 5 600 - 6000 15600°	16 16 16 16 16 32 32	2090 1300 210 54 6.0 4.6 6.0

<sup>c</sup> All cells measure a signal for each bunch crossing.

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel	$\sim 5$	10	$0.02 \times 0.02$	945	< 1.5 - 1.9	32	56
VTX endcap	$\sim 5$	10	$0.02 \times 0.02$	895	< 2.0 - 2.8	32	72
FTD pixels	$\sim 5$	10	$0.02 \times 0.02$	1570	0.1 - 1.0	32	6.3
FTD strips	$\sim 5$	10 - 25	0.05×100	1.6	160 - 290	16	48
SIT	$\sim 5$	10 - 25	0.05×90	1.0	100 - 174	16	30
SET	$\sim$ 5	10 - 25	0.05×438	5.0	17 - 17	16	150
ETD	$\sim 5$	10 - 25	0.05×300	4.0	38 - 77	16	120
TPC	_a	25	1×6	3 <sup>b</sup>	5 - 32	24	500
ECAL barrel	1	25	5×5	69.5	< 3	16	2090
ECAL endcap	1	25	5×5	43.2	60 - 150	16	1300
HCAL barrel	1	25	30×30	6.9	< 5	16	210
HCAL endcap	1	25	30×30	1.8	120 - 5200	16	54
HCAL rings	1	25	30×30	0.2	< 5	16	6.0
LumiCal	5	25	5×5	0.2	600 - 6000	32	4.6
BeamCal	5	25	8×8	0.1	15600 <sup>c</sup>	32	6.0
MUON barrel MUON endcap	1 1	25 25	30×30 30×30	1.4 2.4	0.03 - 0.2 0.2 - 1.0	24 24	< 0.01 0.01

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel	$\sim 5$	10	$0.02 \times 0.02$	945	< 1.5 - 1.9	32	56
VTX endcap	$\sim 5$	10	$0.02 \times 0.02$	895	< 2.0 - 2.8	32	72
FTD pixels	$\sim 5$	10	$0.02 \times 0.02$	1570	0.1 - 1.0	32	6.3
FTD strips	$\sim 5$	10 - 25	$0.05 \times 100$	1.6	160 - 290	16	48
SIT	$\sim 5$	10 - 25	$0.05 \times 90$	1.0	100 - 174	16	30
SET	$\sim 5$	10 - 25	0.05×438	5.0	17 - 17	16	150
ETD	$\sim 5$	10 - 25	0.05×300	4.0	38 - 77	16	120
TPC	_a	25	1×6	3 <sup>b</sup>	5 - 32	24	500
ECAL barrel	1	25	5×5	69.5	< 3	16	2090
ECAL endcap	1	25	5×5	43.2	60 - 150	16	1300
HCAL barrel	1	25	30×30	6.9	< 5	16	210
HCAL endcap	1	25	30×30	1.8	120 - 5200	16	54
HCAL rings	1	25	30×30	0.2	< 5	16	6.0
LumiCal	5	25	5×5	0.2	600 - 6000	32	4.6
BeamCal	5	25	8×8	0.1	15600 <sup>c</sup>	32	6.0
MUON barrel MUON endcap	1 1	25 25	30×30 30×30	1.4 2.4	0.03 - 0.2 0.2 - 1.0	24 24	< 0.01 0.01

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel	$\sim 5$	10	$0.02 \times 0.02$	945	< 1.5 - 1.9	32	56
VTX endcap	$\sim$ 5	10	$0.02 \times 0.02$	895	< 2.0 - 2.8	32	72
FTD pixels	$\sim 5$	10	$0.02 \times 0.02$	1570	0.1 - 1.0	32	6.3
FTD strips	$\sim 5$	10 - 25	$0.05 \times 100$	1.6	160 - 290	16	48
SIT	$\sim 5$	10 - 25	$0.05 \times 90$	1.0	100 - 174	16	30
SET	$\sim 5$	10 - 25	0.05×438	5.0	17 - 17	16	150
ETD	$\sim 5$	10 - 25	0.05×300	4.0	38 - 77	16	120
TPC	_a	25	1×6	3 <sup>b</sup>	5 - 32	24	500
ECAL barrel	1	25	5×5	69.5	< 3	16	2090
ECAL endcap	1	25	5×5	43.2	60 - 150	16	1300
HCAL barrel	1	25	30×30	6.9	< 5	16	210
HCAL endcap	1	25	30×30	1.8	120 - 5200	16	54
HCAL rings	1	25	30×30	0.2	< 5	16	6.0
LumiCal	5	25	5×5	0.2	600 - 6000	32	4.6
BeamCal	5	25	8×8	0.1	15600 <sup>c</sup>	32	6.0
MUON barrel MUON endcap	1 1	25 25	30×30 30×30	1.4 2.4	0.03 - 0.2 0.2 - 1.0	24 24	< 0.01 0.01

CLIC_ILD	time stamping resolution [ns]	time sampling period [ns]	cell size [mm <sup>2</sup> ]	number of channels [10 <sup>6</sup> ]	average to maximum occupancy per train [%]	number of bits per hit [bit]	data volume [Mbyte]
VTX barrel	$\sim 5$	10	$0.02 \times 0.02$	945	< 1.5 - 1.9	32	56
VTX endcap	$\sim 5$	10	$0.02 \times 0.02$	895	< 2.0 - 2.8	32	72
FTD pixels	$\sim 5$	10	$0.02 \times 0.02$	1570	0.1 - 1.0	32	6.3
FTD strips	$\sim 5$	10 - 25	0.05×100	1.6	160 - 290	16	48
SIT	$\sim 5$	10 - 25	0.05×90	1.0	100 - 174	16	30
SET	$\sim 5$	10 - 25	0.05×438	5.0	17 - 17	16	150
ETD	$\sim 5$	10 - 25	0.05×300	4.0	38 - 77	16	120
ТРС	_a	25	1×6	3 <sup>b</sup>	5 - 32	24	500
ECAL barrel	1	25	5×5	69.5	< 3	16	2090
ECAL endcap	1	25	5×5	43.2	60 - 150	16	1300
HCAL barrel	1	25	30×30	6.9	< 5	16	210
HCAL endcap	1	25	30×30	1.8	120 - 5200	16	54
HCAL rings	1	25	30×30	0.2	< 5	16	6.0
LumiCal	5	25	5×5	0.2	600 - 6000	32	4.6
BeamCal	5	25	8×8	0.1	15600°	32	6.0
MUON barrel	1	25	30×30	1.4	0.03 - 0.2	24	< 0.01
MUON endcap	1	25	30×30	2.4	0.2 - 1.0	24	0.01

<sup>b</sup> The 3D TPC reads out 1000 voxels per channel for each bunch train. Safety factor 5/2 for <sup>c</sup> All cells measure a signal for each bunch crossing. incoherent pairs/γγ to hadrons, TPC no safety



- single point resolution: ≈3 μm
- timing precision: 5-10 ns
- pixel sizes: 20 μm × 20 μm
- material budget: 0.2% Xo per layer
- power dissipation: 50 mW/cm<sup>2</sup> with power pulsing



- several technologies considered
  - → example based on a hybrid pixel detector and Timepix1 ASIC
- ASIC 512 × 512 pixels with 20 μm × 20 μm
  - each pixel
    - 4 bit arrival time measurement (16 time-slices of 10 ns)
    - 4 bits Time-Over-Threshold (TOT) measurements
    - clock = time binning of 10 ns (100 MHz)
  - Zero- suppressed data readout between trains
  - Vertex Barrel:
    - Occupancy 1%,  $\rightarrow$  56 Megabytes per bunch train
  - ≤ 65 nm CMOS technology



- Analog circuitry dominant power consumer
  - Expected power of 10  $\mu$ W/pixel  $\rightarrow$  2.5 W/cm<sup>2</sup>
- power pulsing factor of ≈50 → 50 mW/cm<sup>2</sup>
  - analog part on during 40 μs per bunch train
  - digital part on ~ 400 μs
- Data flow
  - → 50 Mbyte/s instantaneous data transfer rate during digital power-on time
- Material budget
  - sensor thickness
    - $\rightarrow$  minimum detectable charge, preamplifier noise
  - detector integration process
  - Research targets Through-Silicon Vias (TSV)
    - for both hybrid pixel detectors and integrated CMOS detectors.



- drift length 2.25 m  $\rightarrow$ 
  - maximum drift time ≈ 30 μs, depending on gas mixture
- end plates: 1.5 million readout pads of 1 × 6 mm<sup>2</sup> size
- 40 MHz read out during drift time per pad
- 10-bit pulse height data for 1000 time-voxels per pad
- TPC hit occupancies
  - max 32% of the time-voxels for inner row
  - 1% outer row
  - no safety factors



- SAltro readout based on ASIC
  - Iow-noise programmable amplifier
  - high-speed 10-bit ADC
  - programmable digital filters
  - Current SAltro-16 channels used for qualification of TPC prototypes
  - Current SALTRO first system level TPC power pulsing studies
- In a next phase
  - optimised ADC with a reduced power consumption, smaller surface, more channels
  - power pulsing
  - reduced power consumption
- An alternative TPC readout scheme using 55 μm × 55 μm pixels is also under study



Implementation Example: Analog Calorimeter Readout


- ECAL dynamic range 12 bits
- HCAL dynamic range 14 bits
- Time resolution 1 ns (shower start)
- Occupancies high in forward regions
  - max 150% ECAL occupancy (5 × 5 mm<sup>2</sup>)
  - max 5200% HCAL (3 × 3 cm<sup>2</sup>)
- Accommodate up to 5 hits per train in high-occupancy regions



- timing and energy information
  - preamplifier-shaper peaking time slower than the timestamping resolution, pulse length ~ 100 ns
  - digitation at 40 MHz with 14-16 bits
- Comparison
  - ATLAS liquid argon calorimeter electronics samples at 40 MHz
  - Overall hit time resolution <1 ns was at system level</li>



#### Implementation Example: Analog Calorimeter Readout





### Implementation Example: Analog Calorimeter Readout

- Alternative
  - signal stored using fast analog memory
  - digitised at low speed at end of bunch train
  - today fast analog memory option 12-13 bits
  - multi-stage amplification to cover dynamic range



- Maximum data rate
  - no suppression (no address bits)
  - 16 bits every 25 ns during bunch train of 156 ns
  - + 100 ns shower development
  - + 100 ns front-end shaping time
- Data transmission
  - 350 ns \* 50/second \* 120 \*10<sup>6</sup> channels = 170 GB/s
  - comparison
    - ATLAS liquid argon calorimeter 1600 1.6 Gbit/s links



- Power consumption for 40 MHz digitisation option
  - dominated by ADC
  - existing 16-bit 40 MHz ADCs 70 mW per channel during conversion
  - → ~150 kW
- Power consumption for analog memory option
  - low speed ADCs are used → 150 µW per channel at 10 ksamples/s ~150 nW standby
  - →~1.2 kW
    - consumption doubled if a two-gain scheme is used
    - small amount of power needs to be added for the analogue memory




## Power delivery & power pulsing

- Motivation
  - high number of channels
  - large masses and volumes for cooling systems and cables
- CLIC beam structure
  - bunch trains 156 ns
  - repeated every 20 ms
  - → duty cycle 7.8 · 10–6 @ 50 Hz



# Power delivery & power pulsing

- DC-DC voltage step-down or low drop out (LDO) regulator and capacitor near the front-end
- Powering branch
  - back-end power supply
  - Iong cables
  - front-end voltage regulator
  - front-end circuits





# Power delivery & power pulsing

- Power switching applied selectively to various parts of circuit
  - Analog off most of the time
  - turned on only to acquire hit signal
- Digital and data transmission active during the bunch train gap
- Turning on front-end electronics results in periodic in-rush current (several Amperes)
  - → voltage regulation circuit
- Ideally power gating feature is implemented at the ASIC level
  - Fast turn-on time of few tens of μs (typ 50 μs assumed)
  - Configuration data are permanently maintained



- Peak current delivered by a storage capacitor
  - close to the front-end system
    - voltage drop in example resulting from the charge transfer during the active time 100-200 mV with 5 mF capacitor
- Electrolytic capacitors up to 400 mF are available
  - however they are large




# Power delivery & power pulsing

- Initial power pulsing tests applied to ILC calorimetry demonstrated validity of the concept
- Extensive R&D to demonstrate
  - feasibility for application in all subdetectors
  - particular for vertex and tracking



- Possible architecture
  - using available technologies for estimate of system dimension
- Ongoing improvement of data communication → new opportunities







- Readout block diagram
  - front-end electronics directly connected to optical links
  - data transferred to off-detector readout system (custom electronics or commodity computers).
    - data concentrated, re-formatted and possibly zero-suppressed
  - event-building switch connected to a processor farm.
- Apart from zero suppression processor farm first place where data is filtered



- Total data volume
  - ~4 Gbyte per bunch train → 200 Gbyte/s
- Assuming data link bandwidth of 10 Gbit/s
  - number of links is 160
- Inefficiency
  - detector segmentation and limited connectivity between detector sub-modules
  - power pulsing
- Assume efficiency reduction factor of 10  $\rightarrow$ 
  - effective sustained data rate of only 1 Gbit/s per link  $\rightarrow$
  - 1600 optical links
  - For comparison, CMS 80000 links



- If one off-detector readout processor has
  - 10 optical inputs
  - & 1 output to event-building switch
  - → 160 readout processors
- Switches close to this requirement already exist
  - 160 10 Gbit/s input ports and 300 output ports
  - Depending on number of processors in farm
    - each of ports connected
      - directly to a processor node
      - or via distributor node consisting of a processor and a sub-switch.



- Based on current reconstruction algorithms and required CPU time to process a bunch train
  - → estimate number of required processing nodes
- Time for bunch train reconstruction
  - 3000 seconds (Intel<sup>®</sup> Xeon<sup>®</sup> E5520 CPU 2.27 GHz 2 Gbyte RAM) →
  - 150000 seconds processing time in a second of beam operation
- Today's technology with four cores per CPU and two CPUs per node
  - ~19000 processing nodes.
  - Comparison: CMS event farm size in 2011, 7500 nodes
    - In online farm full reconstruction not be needed
    - Development of faster online algorithms
    - Improvements in available technology reduce amount of nodes



- Data suppression factor studies
  - contributions from γγ → hadrons events can be reduced by a factor of 10 by dismissing out-of-time hits
  - Identifying hits from incoherent pairs suppress the data volume further by a factor 5 to 10
- Overall reduction of 15-20
  - sustained data rate of ~10 Gbyte/s to permanent storage.
    - Comparison ALICE 2011 5 Gbyte/s to disk.



- State of detector definition  $\rightarrow$ 
  - preliminary specifications for detector front- end and data acquisition systems
- Specifications are driven
  - short bunch crossing interval
  - particle arrival time stamping
  - reduction of material budget
    - silicon tracker system material budget minimisation
    - calorimeter electronics compact in physical space



- For silicon vertex detectors technologies approaches are available to pursue research to be conducted to define a full system concept
  - research on the sensor and front-end electronics level
  - field of low mass integration
  - interconnect
  - opto-electronics
  - power pulsing
  - cooling needs



#### • TPC

- pad readout and pixel readout are in advanced development
- next phase pad readout
  - profit from technology trends to achieve reduced power consumption
- next TPC pixel readout
  - will also have more advanced functionalities on the chip



- Calorimeter
  - material reduction in active calorimeter systems
    - Iow power implementations
  - Further R&D for
    - detector layout
    - occupancy
    - front-end signal and shaping time especially in high occupancy regions



- Power pulsing
  - For all detectors power pulsing
  - Research effort
    - for front-end ASIC
    - power pulsing system level
    - detector specific studies to define feasibility and system requirements
    - inner tracking systems integration issues
      - control communication
      - positioning of the power pulsing



- Off-detector readout schemes and data acquisition system
  - are manageable and no further research is required at present