Speaker
Paul Bachek
(Brookhaven National Lab)
Description
The Electron Ion Collider (EIC) Timing Data Link requires high precision clock recovery for accelerator master clock distribution. To meet the performance requirements a novel method for extracting a low jitter data frame clock from serial encoded data using Xilinx Ultrascale+ transceivers is presented. The frame clock frequency is at the word rate of the serial data link and its phase is deterministic. Dedicated FPGA output pins are used to eliminate phase drift from routing variations and minimize the effects of process, voltage, and temperature (PVT). This method enables timing endpoints to recover the accelerator master clock with minimal added phase noise.
| Talk's Q&A | During the talk |
|---|---|
| Talk duration | 15'+7' |
| Will you be able to present in person? | Yes |
Author
Paul Bachek
(Brookhaven National Lab)
