

PLCverif Extension:

Verifying LTL Properties via Monitor Generation

Xaver Fink, Borja Fernández Adiego – *BE-ICS-ACS* Anastasia Mavridou, Andreas Katis – *KBR at NASA Ames Research Center* December 9, 2024

Motivation: PLC Installations at CERN

Context: Large number of (industrial) control systems with PLCs at CERN

- Hundreds of control systems with thousands (≈ 3050 in 2023) of Programmable Logic Controllers (PLC)
 - Installed in: Cryogenics, ventilation, vacuum systems



Figure 1: Siemens S7-1500 F PLC

Comment					
			900-908 _%_A2U3* *908	02 58°_	
"06_5P3" 5P03 11	DB_SIP4" SIP04	108_5751.51705	TOF Tree	4517	TUD_90
			IN IN	9	
Matanak 2. masta					
Network 2: minelag	ys activation				
Notwork 2: # rela; Comment	ys activation				
Network 2: # rela Connext	SM1020.5			**	r.jeu
Network 2: # rela Comment	SM1000.5 (USA_IP_OP)			•	r_mu ()
Network 2: Trela	SM1000.5 SUSA_R_OP				rjau []

Figure 2: PLC Ladder diagram program

Motivation: PLC software development for Installations at CERN





Figure 3: PLC Structured Text program

PLC Scan Cycle simplified behaviour:

- 1. Reading the actual values from sensors to the Input Image Memory
- 2. Interpreting and executing the PLC program
- 3. Writing the computed values from the Output Image Memory to the actuators

Motivation: Critical PLC Installations at CERN

Critical applications: Cryogenics, ventilation, vacuum systems.

PLC software failures have significant negative consequences



Motivation: Critical PLC Installations at CERN

Critical applications: Cryogenics, ventilation, vacuum systems.

PLC software failures have significant negative consequences



PLCverif: PLC verification

- Formal verification tool for PLC programs actively developed and used in BE-ICS PLC development
- Complements traditional testing for systems of higher criticality

	RC-will Oil ann					- 0 X
Statistics Statistics Statistics Statistics Stat	in Preferences Hale Search					
Description Image: Section of the section	a to Q to d to 9 • 9 • 9 • 0 ⊂	1				Q (187)
Bit Market State Processing State<	Project Explorer 👘 🗖 📓 demo.scl. 20					(
A Constant of Constant Sector Se	By Contemport. By Contemport. By Contemport. <td< td=""><td>"eventuallyTree" : Ro RN # #igeal) TERM eventuallyTree := ir Fr TOM</td><td>eci</td><td></td><td></td><td></td></td<>	"eventuallyTree" : Ro RN # #igeal) TERM eventuallyTree := ir Fr TOM	eci			
aj lorgen (j. Levien (j. Conset)) Dates (Col, ALL Option prover POLL (prior prover POLL) (f. Col, ALL Option prover POLL) (f. Col,	eventuallyFret : BOOL 4					
Doby Doby Doby Doby Doby Doby Doby Doby	mg Progress 😰 P	roblems 🛄 Comole				% I ** t
Bada (PCL) AL lydory would PCUL yebrad of	Building					
WWate Inet 1110 Balles 270	Exilding PICv2_	ALL: Updating resource PICALL	reduced.scl			
Witable leset 1:1:0 Buildow (220)						
	151M of 2444	Writeble	Insert	1:1:0	Building (22%)	

Motivation: PLC model for verification





PLCverif abstraction

- Infinite program loop
- Sensor signals modelled as non-deterministic variables
- Critical system state at actuator updates

Motivation: PLC model for verification



Motivation: PLCverif pipeline

Main structure: Pipeline from PLC source code \rightarrow Verification report



Problem Setup



Problem Setup



Problem: not all verification backends support Linear Temporal Logic (LTL) specifications \triangle

Contribution Summary

A prior work integrated the tool FRET into $\mathsf{PLCverif}^1$

ightarrow LTL property verification was only possible via NuSMV



Our contribution:

- 1. Extend PLCverif with an algorithm for monitor-based verification of LTL properties via Bounded Model Checking (BMC) assertion-verification
- 2. Validate the algorithm on two CERN case studies

Goal: LTL-property verification via PLCverif with arbitrary verification backends \rightarrow via problem instance modification, **without** verification algorithm modification



Figure 4: "ON delay timer" property modeled as state machine¹

Prior manual approach:

- 1. Create state machine for property
- 2. Extend PLC program with the state machine
- 3. Verify assertion over the state machine

How can we generalize this?

Problem Definition: Generalized Algorithm

Goal: LTL-property verification via PLCverif with arbitrary verification backends

Planned generalized pipeline:

- 1. Transform PLC code to CFA $\mathcal{A}+\mathsf{LTL}$ to monitor automaton $\mathcal B$
- 2. Merge ${\mathcal A}$ and ${\mathcal B}$ to combined CFA ${\mathcal C}$
- 3. Verify merged automaton $\ensuremath{\mathcal{C}}$



Problem Definition: Generalized Algorithm

Goal: LTL-property verification via PLCverif with arbitrary verification backends

Planned generalized pipeline:

- 1. Transform PLC code to CFA \mathcal{A} + LTL to monitor automaton $\mathcal B$
- 2. Merge ${\mathcal A}$ and ${\mathcal B}$ to combined CFA ${\mathcal C}$
- 3. Verify merged automaton \mathcal{C}



10/15

1. Transform PLC code to CFA A + **LTL to monitor automaton** B

Monitoring algorithm by Havelund & Rosu¹ based on dynamic programming

Key idea: PLTL evaluation of $w, i \models \varphi$ only depends on current and last state



2. Merge ${\mathcal A}$ and ${\mathcal B}$ to combined CFA ${\mathcal C}$

Naive approach: Insert dynamic program computation after each assignment



Problem: Efficiency \triangle

We tackle this problem via:

- 1. Sparse updates based on Cone-of-Influence
 - \rightarrow Uses variable interdependencies
- 2. State-space reduction on \mathcal{A}

2. Merge ${\mathcal A}$ and ${\mathcal B}$ to combined CFA ${\mathcal C}$

Naive approach: Insert dynamic program computation after each assignment



Problem: Efficiency \triangle

We tackle this problem via:

- 1. Sparse updates based on Cone-of-Influence
 - \rightarrow Uses variable interdependencies
- 2. State-space reduction on \mathcal{A}

Verification Pipeline: 2. Merging

2. Merge A and B to combined CFA C – State-space reduction by abstraction Key observation: PLC programs do not return intermediate cycle values ! domain-specific assumption



Idea: PLC-update as blackbox update() function \rightarrow Implicitly transforms φ into *cycle-end* $\rightarrow \varphi$

Property structure restriction vs Runtime efficiency

3. Verify merged automaton $\ensuremath{\mathcal{C}}$

Idea: Hand-over to verifiers and verify assertion over the monitor

Observation: Only PLC-cycle loop is unbounded *! domain-specific*

 \rightarrow (i) fully unroll inner loops and (ii) perform BMC over PLC-cycle



Case Studies: ELISA & UNICOS OnOff Library

ELISA (Experimental LInear accelerator for Surface Analysis)

- PLC running a safety program: protection against voltage, etc. UNICOS OnOff Library (industrial control system framework)
 - Deployed in hundreds of industrial installations

			E	L2	OnOff2	
	Tool		time	result	time	result
newl	ESBMC	k-Ind	1.42	Т	4.57	\perp
new:		BMC	TO(8)	$10)\top$	3.21	\perp
		BDD	0.91	Т	ТО	_
		BMC	TO(1	$(55)\top$	42.83	\perp



Case Studies: ELISA & UNICOS OnOff Library

ELISA (Experimental LInear accelerator for Surface Analysis)

- PLC running a safety program: protection against voltage, etc. UNICOS OnOff Library (industrial control system framework)
 - Deployed in hundreds of industrial installations

			E	L2	OnOff2	
	Tool		time	result	time	result
new!	ESBMC	k-Ind BMC	1.42 TO(8	⊤ 10)⊤	4.57 3.21	
		BDD	0.91		то	
	NUSMV	BMC	TO(1)	55)⊤	42.83	\perp



Conclusion & Future Work

Conclusions

- Extending PLCverif-FRET integration:
 - now any safety PLTL formula with any verification backend
- (PLC) Domain-specific information was used to improve verification performance on two case studies
- The experiments show up to one order of magnitude improved verification times;
 - additionally verifying previously unverifiable properties

Future/Open Work

- Experiment with other monitor types, e.g., NBA-based monitors
- Further evaluate an extension of the monitoring algorithm to metric PLTL for PLC timing modeling