WIT2012 Workshop on Intelligent Trackers



Contribution ID: 39 Type: not specified

Development of high performance tracking layers as a sandwich of optimised CMOS pixel sensors

Thursday, 3 May 2012 20:00 (1 hour)

We propose to enhance the performances of tracking layers by building a sandwich of low power time-integrating CMOS pixel sensors. Sensors equipping one side of the layer offer a high spatial resolution (few μ m), while the sensors on the other side focus on the time resolution (few μ s). The whole device targets a material budget lower than 0.5 % of X0.

We will present the in-beam test results of a double-sided ladder featuring 8 millions of pixels (18.4 \times 18.4 μ m2) read-out in 110 μ s and an equivalent thickness of 0.6 % of X0, build by the PLUME collaboration. Plans to reach 0.3 % of X0 will also be discussed.

We will then review the development of CMOS pixel sensors with various optimisations with respect to the spatial or time resolution. Especially the road to reach a few microseconds read-out time, while maintaining the power budget at the few μ W per pixel level will be described.

The conclusion will show possible implementation of these double-sided tracking layers.

Summary

See attached file.

Primary author: BAUDOT, Jerome (Institut Pluridisciplinaire Hubert Curien (FR))

Co-authors: Dr NOMEROTSKI, Andrey (University of Oxford (GB)); BESSON, Auguste Guillaume (Institut Pluridisciplinaire Hubert Curien (FR)); Dr GREGOR, Ingrid (Deutsches Elektronen-Synchrotron (DE)); Dr GOLD-STEIN, Joel (University of Bristol (GB)); WINTER, Marc (Institut Pluridisciplinaire Hubert Curien (FR)); GAULD, Rhorry (University of Oxford); Dr SENYUKOV, Serhiy (Institut Pluridisciplinaire Hubert Curien (FR))

Presenter: BAUDOT, Jerome (Institut Pluridisciplinaire Hubert Curien (FR))

Session Classification: Posters