# The CBC microstrip readout chip for LHC Phase II at CMS

Mark Pesaresi

Davide Braga, William Ferguson, Jonathan Fulcher, Geoff Hall, Jeson Jacob, Laurence Jones, Mark Prydderch, Mark Raymond

Imperial College, London, Rutherford Appleton Laboratory CMS Collaboration



2<sup>nd</sup> Workshop on Intelligent Trackers Pisa 3-5 May 2012

Mark Pesaresi	(IC-CMS
---------------	---------

CBC Readout Chip for LHC Phase II

### **2S-PT outer tracker module**



### **2S-PT outer tracker module**



### **CMS tracker readout architecture**

analogue pulse height, analogue unsparsified readout

- simple synchronous system, occupancy independent data volume
- useful for debugging (HIPs, SEUs, high rate noise, pipeline emulation etc) & commissioning

radiation hard 0.25μm CMOS chip (APV25) - low power (~2.7mW/channel for 10-20cm strips)

analogue optical off-detector readout

- optical conversion on module
- transmission at 40 MS/s over 100m on 1310nm single-mode fibre
- approx 39k links



APV25



### **CMS tracker readout architecture**

analogue pulse height, analogue unsparsified readout

- simple synchronous system, occupancy independent data volume
- useful for debugging (HIPs, SEUs, high rate noise, pipeline emulation etc) & commissioning

radiation hard 0.25μm CMOS chip (APV25) - low power (~2.7mW/channel for 10-20cm strips)

analogue optical off-detector readout

- optical conversion on module
- transmission at 40 MS/s over 100m on 1310nm single-mode fibre
- approx 39k links

BUT in upgraded tracker,

off-detector links will be digital

digitisation of pulse height on-detector requires sparsification to keep data rates low

- increases system complexity
- adcs cost power

binary information on-detector required anyway for on chip hit correlation

Analogue Optical Hybrid

### **CMS tracker readout architecture**

analogue pulse height, analogue unsparsified readout

- simple synchronous system, occupancy independent data volume
- useful for debugging (HIPs, SEUs, high rate noise, pipeline emulation etc) & commissioning

radiation hard 0.25μm CMOS chip (APV25) - low power (~2.7mW/channel for 10-20cm strips)

analogue optical off-detector readout

- optical conversion on module
- transmission at 40 MS/s over 100m on 1310nm single-mode fibre
- approx 39k links

BUT in upgraded tracker,

off-detector links will be digital

digitisation of pulse height on-detector requires sparsification to keep data rates low

- increases system complexity
- adcs cost power

binary information on-detector required anyway for on chip hit correlation

1. keep architecture as simple as possible

- 2. build/simplify on APV front end
- 3. reduce power as much as possible
- 4. iterative process

TTYDITC



### CBC 'rough' roadmap



#### **2S-Pt final module studies**

#### start production

Mark Pesaresi (IC-CMS)

#### CBC Readout Chip for LHC Phase II

WIT 2012

## CMS Binary Chip (CBC)



binary, unsparsified readout - simple synchronous system ; fixed throughput

128 channel input, +/- polarity
50um input pitch
designed for short strips (2-5cm)
triggered serial data out (SLVS)
I2C programmable (bias, latency, thresholds etc)

powering options

- on chip DC-DC converter for 1.2V chip bias
- LDO for stable 1.1V analogue supply



linear drop out regulator



- shorter decay time, no deconvolution needed





comparator stage follows postamp via series resistor

each channel implements 8-bit I2C programmable current source to resistor to adjust DC level after postamp

- corrects for channel to channel variations for threshold uniformity

global comparator threshold via V<sub>CTH</sub> and a 4-bit programmable resistive hysteresis network

CBC Readout Chip for LHC Phase II



comparator stage follows postamp via series resistor

each channel implements 8-bit I2C programmable current source to resistor to adjust DC level after postamp

- corrects for channel to channel variations for threshold uniformity

global comparator threshold via V<sub>CTH</sub> and a 4-bit programmable resistive hysteresis network



comparator stage follows postamp via series resistor

each channel implements 8-bit I2C programmable current source to resistor to adjust DC level after postamp

- corrects for channel to channel variations for threshold uniformity

global comparator threshold via V<sub>CTH</sub> and a 4-bit programmable resistive hysteresis network

## digital logic







0.5 µsec / division

no correlation/trigger logic in this iteration - triggered readout only (~270kHz max sustained)

hit detect logic in two modes – single/variable

output from each channel stored in a 256 sample deep pipeline RAM (6.4us latency max)

32 trigger FIFO buffer

unsparsified readout (140-to-1 shift register)

### power/noise



noise dependence on external capacitance - performance for both polarities identical and matches simulation (open circles)

power dependence on external capacitance - adjust preamp current to keep pulse shape - performance for both polarities close to simulation (open circles)

#### analogue: 130 + (21 x C<sub>EXT</sub>[pF]) uW/channel

digital: < 50 uW/channel

#### for 5pF sensor:

total power: <300uW/channel noise [enc] : ~800 electrons

(target <1000 electrons, <500 uW/channel)

x9 reduction in power consumption wrt APV25

### operation in beam tests

#### CBC under test in lab since February 2011

#### also tested at CERN H8 beam line with

- 400 GeV/c protons (September)
- up to 160 GeV/c/nucleon Pb(82+) ions (November)





CBC sensor test board

#### CBC bonded to a short strip (5cm) p-on-n sensor for testing

- 120-150 um pitch (fan shaped)
- 320 um thick
- only 64 strips bonded to chip (no pitch adaptor)

Mark Pesaresi (IC-CMS)

### operation in beam tests



#### CBC under test in lab since February 2011

#### also tested at CERN H8 beam line with

- 400 GeV/c protons (September)
- up to 160 GeV/c/nucleon Pb(82+) ions (November)



#### basic 'module' constructed

 level shifting board to perform external LVDS/internal SLVS conversion

- external interfaces board

### operation in beam tests



#### external interfaces board for

- optical 40MHz clock and trigger/reset recovery and conversion to LVDS

- biphase mark encoding of CBC data stream and LVDS-optical conversion

- 1.2V & sensor biasing, I2C

### CBC under test in lab since February 2011

#### also tested at CERN H8 beam line with

- 400 GeV/c protons (September)
- up to 160 GeV/c/nucleon Pb(82+) ions (November)



Mark Pesaresi (IC-CMS)

### telescope for H8 beam line



CBC module operated in parallel with a silicon strip telescope used in H8, developed at IC

- actually running parasitically off UA9 test beam

provides five 2D measurements (10 sensors) - sensors with 60 um readout pitch

- plus intermediate floating strips



readout system based on CMS tracker - APV25, PLL, AOH from tracker modules - analogue optical data transmission

simple control via direct I2C

### telescope and CBC DAQ



### telescope performance



### **CBC performance in beam**





### **CBC performance in beam**





binning in time (events escape into next bx due to timewalk)

concentrating on CBC2 design now

may wait to test on CBC2, more appropriate sensors, prototype module, etc

#### summary

#### focus on designing the first CMS binary front end chip in 130nm

prototype CBC – designed for readout of short strips, 128 channels, front end amplifier, comparator, pipeline, triggered binary unsparsified output

works with both sensor polarities, can be DC coupled

very low power (<300uW/channel at 5pF), low noise (800 electrons at 5pF)

measured similar performance in test beam, analysis ongoing

test system, beam telescope and DAQ ready for future tests

CBC2 design close to submission