



TPC DAQ developments

Gilles De Lentdecker, Yifan Yang, Erik Verhagen,
IIHE-ULB (Brussels)


ILC TPC: New D-RORC design

Based on ALICE Hardware: FEC, RCU, DDL, DRORC (PCI)



From PC to μ TCA

Collaboration with DESY, Lund




Specifications

- From detector:
- DDL : 200MBps
- GBT : 400MBps
- To DAQ:
- PCI (64bit@100MHz) :800MBps
- PCIe (serial link) : 250 or 500 MBps/lane (up to 8 lanes)
- Platform :
- PC
- MicroTCA (Micro Telecommunication Computing Architecture)

Interface

DDL INTERFACES




JTAG BST - *Joint Test Action Group Boundary-Scan Testing Architecture (IEEE Std 1149.1-1990)*

TAP - *Test Access Port*

MMC study

AMC connector CMC connector




Power module

MCU Sensor


SFP module

PCIe study



Future plan

A large interconnection network with high bandwidth (10G ethernet, PCIe, etc)



Large processing power with some flexibility

- SFP
- POWER MODULE
- FLASH MEMORY
- MCU
- FPGA
- BACKPLANE

Thank You!