

# Bonn / CPPM plans for 3D integration

M. Barbero, L. Gonella, F. Hügging, H. Krüger, N. Wermes (Bonn University)  
J.-C. Clemens, S. Rozanov (CPPM)

March 28<sup>th</sup> 2012


Aida 1<sup>st</sup> Annual Meeting, DESY, March 27<sup>th</sup> -30<sup>th</sup> 2012

# Bonn / CPPM project

---


- **Goal**: Interconnection of the ATLAS FE-I4 chip to sensors using bump bonding and post-processing TSVs from IZM.
- **Context**: Material reduction, new module concepts, new technologies for High Luminosity LHC upgrade.
- **1<sup>st</sup> goal at short time-scale**: Demonstrate two-side access (front and back) to a bump-bonded sensor/FE stack, using the FE-I4B.

# FE-I4B



# Module concept with TSV: Sketch

- TSVs + backside metallization → Will allow the use of FE's backside for routing
  - Direct connection of service lines or flex on FE backside
    - Less material: no need for wings, module flex, connectors (IBL as an example: gain  $\sim 0.13\%X_o$ )
    - Interconnection is much easier





# Current project with TSV

---

- Long term relationship between Ubonn and IZM Berlin.
  - IZM main bump bonding ATLAS pixel partner.
  - Many developments for future module addressed with IZM: Usage of different sensors, thin IC modules, low cost program...
- Started a via-last TSV development with IZM 3 years ago.
  - FE-I2/I3 readout electronics.
  - Tapered side wall / Straight side wall TSVs.  
(both used successfully, tapered side wall TSVs a faster process, better suited to our needs)
  - “Integrated” TSV / Bump Bonding process in-house at IZM.
  - Profits from ultra thin flip chipping R&D (developed for FE-I4 in ATLAS IBL project).


# Tapered Side Walls TSV Etching

- **Tapered Side Wall TSV** is a fast process
  - Vias are etched in one step and oxide is deposited afterwards.
- Tapered walls
  - Side wall angle  $72^\circ$
  - Via diameter on the bottom is  $41\mu\text{m}$
  - Via diameter on the top is  $95\mu\text{m}$
  - Si thickness  $77\mu\text{m}$  (in this example)
    - with pad pitch of  $150\mu\text{m}$  (FE-I2) → maximum die thickness is  $100\mu\text{m}$





# TSV: Main process flow




not used here

# TSV prototypes with FE-I2/3


- **Frontside processing**

- Cu pad to bond pad interconnect (plug)
- Bump deposition
- Dicing



- **Backside processing**


- Thinning to 90μm
- Silicon Via etching
- Passivation
- Re-Distribution Layer (RDL)








# Backside interconnection

- Frontside on temporary carrier wafer
- Backside with TSV interconnection (RDL)
- Backside RDL on FE-chip




wire  
bond  
pads



# Tapered TSVs processing on ATLAS FE-I2 batch

## Front side processing

Al pad opening by wet etching




BEOL SiO<sub>2</sub> stack etching





Done


Cu electroplating – interconnection plug to Al pad



## Bump deposition and dicing




Done




## Back side processing

Tapered side walls TSV




Done



Backside redistribution



Done




Thin chip!  
90µm


# FE-I2 module with TSV

- Received 16 modules:
  - FE-I2 chips, 90 $\mu$ m thick, with tapered TSV and RDL
  - Planar n-in-n sensor
- 2 modules mounted on boards for electrical tests
  - Both modules work fine

Module front side





Module on board



RDL

# Module test using TSVs

- Used “standard” IC handling method (no handle wafer) → gains time (but of course leads to large area of unconnected bonds).



Connected  
pixels: ~180e


Disconnected  
pixels: ~130e

- ENC ~180e-! Module works fine & no indication of extra noise




# Source scan with TSV module

## Threshold tuning to 3200e




## Source scan (Am 241)



# Next immediate step: TSV FE-I4A

- Next step: Use **FE-I4A IC** & same process:
  - 6 times larger than FE-I2/3 but **thickness must be 90 $\mu$ m** (note IBL chips are 150 $\mu$ m thick): Use thin flip chip method currently used for IBL modules.
  - FE-I4A pads are already tuned for TSV usage (half pad area **BEOL only**, complete metal stack  $\rightarrow$  **No frontside plug needed**)



# Intermediate goal

---

- Usage of final version of the FE-I4 IC for IBL, **FE-I4B**. Tuned for TSV usage + can use the CPPM-developed GDAC to **monitor more information** (internal voltages, leakage currents, temperature...).
- Assess the **potential for TSV of a second vendor** (LETI Grenoble, France).
- Test **connection to other sensor types** (3D silicon, depleted HV CMOS).



# Conclusion

---

- Successful 1<sup>st</sup> demonstration of usage of TSV on FE-I2 / I3 ATLAS FE.
  - ICs function well when operated with TSV + backside RDL (equivalent noise, source scan performed).
- A run with FE-I4A will soon start (3 wafers reserved for that). Results expected ~fall 2012.
- TSV on FE-I4B, in-situ IC characterization.
- Developments for IBL and HL-LHC upgrades lead to:
  - **Integrated TSV / Bump-bonding process.**
  - **Handling of large & thin IC.**
- **Goal:** New module concepts using TSV, material reduction, technology exploration for the High Luminosity LHC upgrade.

# BACKUP


---

- BACKUP

# Overview

pixel array:  
336×80 pixels

periphery



# Stave and module arrangement

