



# A quality control system for the integrity check of MPGD readout planes exploiting TDR technique

by G. Fanizzi on behalf of KLOE-2 I.T. group

RD51 Mini-Week 21-23 November 2011





1) The KLOE-2 Inner Tracker - readout geometry

Summary

- 2) A quality assurance test setup
  - a) Time Domain Reflectometer Method
  - b) FPGA implementation and features
  - c) Preliminary test
  - d) Characterization: DNL and INL by SCM
- 3) Test results on KLOE2 IT anode
- 4) Conclusions





- 4 independent tracking layers for a fine vertex reconstruction of  $K_s$  and  $\eta$
- 200  $\mu$ m  $\sigma_{r\phi}$  and 500  $\mu$ m  $\sigma_z$  spatial resolutions with XV readout
- 700 mm active length
- from 130 to 220 mm radii
- 1.8% X<sub>0</sub> total radiation length in the active region
- Realized with **Cylindrical-GEM** detectors





# Anodic sheet for KLOE-2 I.T.



- Distinguishing **XV readout** designed for the cylindrical geometry
- X Strips on a layer for  $r-\phi$  coordinate
- V Strips at 40° formed by Pads connected by internal vias (~220.000 VIAs!)
- Crossing of X and V gives Z coordinate





Schematic of XV strips-pads geometry top-view (above) and cross-section (below). On the left a picture of the anode plane. Manufactured by EST-DEM CERN





# IT Read Out Layout





The Anode is shared out in a 2 dimensions layout having a XV geometry, X and V strips read out is shared out at both ends.

Rotated by roughly 40°, such strip's net provides 2D positioning for the particle passing through the layer.

Plugged to only one access of the strips, we perform

- Test on the reflected signal in order to verify strip integrity
- ✓ Test of short circuits between all strips and pads



Reflectometer methods and test devices are commonly used since signal cable:

the **length** of the transmission line and hence a possible damage in it is evaluated by measuring the **delay** of **reflected signal**.



In the picture above: reflections produced by resistive terminations R at one end of a transmission line;  $Z_0$  is the characteristic impedance of the line.

HEWLETT-PACKARD JOURNAL Tech infos of HP laboratories vol.15 no.6 (Feb. 1964) 1-8.





The drawing shows the foreseen run of a signal, in this case a transition from high to low state, injected into an un-terminated transmission line.

The first edge occurs when the signal is injected at the input while the second edge is observed after that the signal reflected comes back (in red a threshold level) .





## TDC by Tapped Delay Lines



Few examples of TDC by delay lines in ASIC:



Giampiero Fanizzi

#### RD51 Mini-Week 21-23 November 2011



# TDC implemented in a Spartan3 FPGA CLB as delay unit



We have designed a circuit to check the strips integrity by measuring the timing of reflected signals. We have implemented the digital time conversion in a FPGA (clock @ 250MHz) by using the single CLB as delay element and register. Moreover all encoding and control logic have been implemented in the same FPGA :

- A course counter with 4 ns resolution
- Fine counter by delay lines with time resolution ~100 ps



TDR prototype: a qualitative trial on a coaxial cable





A preparatory test has been performed on a coaxial cable (LEMO type C-50-2-1) cut onwards in steps of roughly 1 cm

Calculated Delay (ns) => y

Length of cable (cm) => x

y = 0,102 x + 55

 $r^2 = 0,9994$ 

Max residual = 157 ps

RMSD = 64 ps root-mean-square deviation or rms of residual

lstituto Nazionale di

Sezione di Bari

**Fisica Nucleare** 

INFN



# TDC delay line characterization: DNL and INL by SCM





#### Statistical Code Method

J.Kalitz in Metrologia (2004) above-cited and various Appl. Notes by Maxim, Analog Devices.

$$DNL_i = (n_i - n_{th}) / n_{th}$$

### $INL_i = \Sigma DNL_i / M$

N<sub>tot</sub> is the total amount of events collected; M is the number of bins;

 $n_{th}$  is the expected number of events per bin (ideally would be equal to  $N_{tot} / M$ );  $n_i$  is the amount of collected events per bin.

- 1. Data with radiative source <sup>90</sup>Sr
- 2. Coincidences by two Scintillators
- 3. DNL and INL calculated by SCM
- 4. DNL and INL within 1 LSB

Note 1: results validated by other sources (external pulse generator and cosmic rays).

Note 2: results from raw data without processing.



### TDR: a test setup for IT Anode





- 2. Software for **Test** quick and **automatic**.
- 3. Interface with an external PC by RS232 and/or **Ethernet**.
- 4. One board can check up to 120 chs (one plug).
- 5. Several boards can be fitted together in order to test an huge number of channels **Modularity**.
- 6. Easy programming/debugging/upgrading the device via Firmware Versatile.

# INFN Fisica Nucleare Sezione di Bari

# First case of study: <u>KLOE-2 IT</u> Layer 2 anodic sheets



Sheet num.	Short clusters	Short chs	open X	open V <sub>left</sub>	open V <sub>right</sub>	open Tot	
1	5	11	0	0	(1)	1 🔇	
2	15	30	0	1	0	1,	
3	12	24	0	0	2	2	
4	6	12	0	0	0	0	Ì

Summary of defects found on four samples of the readout anode plane for the Layer 2 of the cyl.GEM IT for KLOE-2.





**Giampiero Fanizzi** 



Short

Short

Sheet

Second case of study: Sheet num.2 for Layer 1



Defects found on a sample (named sheet 2) of the readout anode plane for the Layer 1

open

open

open

open

Below on the left the plot of calculated delay for the X strips of Layer 1 - Sheet2

Below on the right the detail of the 4th plug (test board n.3)







- 1. A very reliable quality assurance system for the readout plane of MPGD has been developed.
- 2. Test system outlines:
  - a) Time Domain Reflectometer Method
  - b) Easy implemented in basic FPGA (stock availability, cost-effective)
  - c) Software for analysis, data log via Ethernet and Auto-calibration
  - d) Modular technology (easy-fitting to different readout geometries)
  - e) Resolution  $100 \pm 62 \text{ ps}$  (without calibration and processing, roughly 1 cm coax cable)
  - f) DNL and INL within 1 LSB
- 3. Test on KLOE2 IT anode planes shows benefits of the device
- 4. A test setup is available in Bari to test the readout planes of I.T. detector in KLOE apparatus. Ready to test massive production.