

# Swiss Light Source BPM System & Upgrade Plans/Activities

Boris Keil

Paul Scherrer Institut



## Introduction


Present SLS BPM System

Upgrade Plans & Activities

Summary

# Introduction: SLS

- 2000: 1st Beam.
- 2001: User Operation.
- 400mA top-up, 2.4GeV, 500MHz.
- Ring:  $L=288\text{m}$ ,  $f_{\text{rev}} \sim 1\text{MHz}$ .
- 2011: Start with developments for new BPM system.





## SLS Features Affecting BPM Requirements

- Global Fast orbit feedback (FOFB):
  - Any drift & noise of BPM electronics & pickups immediately modulated onto beam (if within FB bandwidth & if no X-ray BPM feedback).
- Top-up operation:  $I=400\text{mA} \pm \sim 1\%$ 
  - beam-current dependence of BPM less critical.
- Filling pattern feedback (keeps charge in bunches 0...N const.)
  - filling pattern dependence of BPMs less critical.
- X-Ray BPM feedbacks (correction  $\sim$  Hz, move FOFB ref. orbit)
  - Position drift of RF BPMs less critical.

**Accelerator design & features important for orbit stability,  
not only pure BPM system performance.**

Introduction

**Present SLS BPM System**


Upgrade Plans & Activities

Summary

## History & Status

- Same “DBPM” electronics for booster & ring (buttons), linac & transfer lines (resonant striplines). Licensed to I-Tech (=PSI spin-off), predecessor of Libera electron. 1st beam: 2000.
- Digitally programmable bandwidth & data rate (MHz ... Hz), using DDC ASICs (Intersil HSP50214B). Standard setting (ring):
  - tune BPM: 1MSPS / 0.5MHz BW
  - other BPMs: 4KSPS / 0.8kHz BW (FOFB)
- Annual failure rate: Dropped over the years, still at “bottom of bathtub” (year 2011: Highest SLS uptime ever ...). But: Want new system before this changes.
- Ring: 73BPMs. Booster: 54 BPMs (only few needed). No spare problem (yet). In-house maintenance.

# Present SLS BPM System



# Present SLS BPM System

## RFFE

- Mix 4 500MHz button signal to 36MHz IF.
- Free-running LO.
- Pilot for initial calibration & test.



## Digitizer/DDC (“QDR”)

- 12-Bit ADC, 28/32MSPS.
- Four 1-channel DDC ASICs (Intersil HSP50214B).
- VME interface (booster) + LVDS DSP interface (ring).




## DSP Board

- 12 VME crates, 1 DSP board + 6 BPMs each.
- DSPs receives DDC output (button amplitudes), calculate position etc., perform FOFB algorithm.






# Present SLS BPM System



# Present SLS BPM System: DDC


## DDC Block Diagram

- ASIC with 1 Channel (Intersil\_HSP50214B)
- Future SLS BPM Upgrade: Want same flexibility (full filter reprogramming during operation, no hard-coding of filter coefficients in FPGA firmware ...)



# Present SLS BPM System: DDC

## DDC Block Diagram (Cont'd)



# Present SLS BPM System: DDC

The screenshot displays the DDC software interface with various control panels and graphs. The top panel includes input parameters like IF Frequency (36029.000 kHz) and Input Sample Rate (31228.400 kHz). Below this are filter bypass options for FIR, CIC, and five HB stages. The middle section features three graphs: CIC Filter response, Composite HB Filter response, and FIR Filter response. The bottom section shows a Composite Filter response graph and a table of FIR coefficients.

**IF Frequency [kHz]**  
36029.000

**Input Sample Rate [kHz]**  
31228.400

**Passband Width [kHz]**  
0.20

**Transition Band Width [kHz]**  
2.40

**Passband Ripple [dB]**  
0.60000

**Stopband Attenuation [dB]**  
80.00

**FIR Decimation**  
8

**CIC Decimation**  
30

**FIR Input Rate [kHz]**  
32.53

**Number Of Taps**  
39

**Overall Decimation**  
7680

**Output Rate [kHz]**  
4.07

**CIC Shift Gain**  
0

**Min Procclk [kHz]**  
7742.04

**QDR Gain Control**  
Input Gain [dB]: 0  
Output Gain [dB]: 0.00  
Overall Gain [dB]: 0.00

**FIR coefficients**

|    |                |         |
|----|----------------|---------|
| 1  | 0.000213803799 | 70184   |
| 2  | 0.000502025678 | 10734b  |
| 3  | 0.001044919369 | 223d6b  |
| 4  | 0.001915097847 | 3ec101  |
| 5  | 0.003210858432 | 6936a1  |
| 6  | 0.005028178181 | a4c36a  |
| 7  | 0.007449725065 | f41cd2  |
| 8  | 0.010532977664 | 1592505 |
| 9  | 0.014298855311 | 1d48b7d |
| 10 | 0.018721018504 | 2657349 |
| 11 | 0.023719821510 | 3094048 |
| 12 | 0.029159844945 | 3bb8282 |

DDC filter response for orbit feedback mode (4 KSPS data rate)

# Present SLS BPM System: DDC

The screenshot displays a software interface for configuring a DDC system. It includes several control panels and graphs:

- IF Frequency [kHz]:** 36029.000
- Input Sample Rate [kHz]:** 31228.400
- Passband Width [kHz]:** 400.00
- Transition Band Width [kHz]:** 100.00
- Passband Ripple [dB]:** 0.60000
- Stopband Attenuation [dB]:** 80.00
- FIR Decimation:** 2
- CIC Decimation:** 15
- FIR Input Rate [kHz]:** 2081.89
- Number Of Taps:** 61
- Overall Decimation:** 30
- Output Rate [kHz]:** 1040.95
- CIC Shift Gain:** 5
- Min Procclk [kHz]:** 33310.29

There are four filter response graphs:

- CIC Filter response:** Shows a low-pass filter response with a sharp roll-off at approximately 1040.9 kHz.
- Composite HB Filter response:** Shows a flat passband from 0 to 1040.9 kHz, followed by a sharp roll-off.
- FIR Filter response:** Shows a flat passband from 0 to 1040.9 kHz, followed by a sharp roll-off.
- Composite Filter response:** Shows the combined response of the CIC and HB filters, with a flat passband up to 1040.9 kHz and a sharp roll-off.

At the bottom right, there is a table of FIR coefficients:

| Index | Value           | Hex      |
|-------|-----------------|----------|
| 1     | -0.000312166796 | #f5c55a  |
| 2     | -0.000384087502 | #ff36a0a |
| 3     | 0.001137870427  | 254926   |
| 4     | 0.004707121713  | 532e32   |
| 5     | 0.007606771042  | f94238   |
| 6     | 0.005669252882  | b9c523   |
| 7     | -0.000938553224 | #fe13ed8 |
| 8     | -0.005473138089 | #f4ca7fd |
| 9     | -0.001949898810 | #fc01b10 |
| 10    | 0.005492398188  | b3f993   |
| 11    | 0.005874556230  | c07f59   |
| 12    | -0.003258887797 | #f953677 |

DDC filter response for turn-by-turn mode (1 MSPS data rate)

Future BPM upgrade: Would like to have flat passband



# Present SLS BPM System: Specs

13

| Parameter   | Value for FOFB mode (4 KSPS)                  |  |
|---|---|--|
|   | Original Spec                                 | Achieved   |
| Dynamic range   | 1-500 mA                                      | 0.1-500 mA   |
| Beam current dependence <ul style="list-style-type: none"><li>• Full range</li><li>• Relative 1 to 5 range</li><li>• Differential @ 400 mA (typ.)</li></ul> | < 100 $\mu\text{m}$<br>< 5 $\mu\text{m}$<br>- | < 100 $\mu\text{m}$ ( $I > 42\text{mA}$ )<br><35 $\mu\text{m}$<br><0.1 $\mu\text{m}/\text{mA}$ |
| Bunch pattern dependence (typ.)   | -   | 1.5 $\mu\text{m}$ (FPFB off)   |
| Temperature drift (electronics)   | -   | 2 $\mu\text{m}/^\circ\text{C}$   |
| Resolution @ 0.8 kHz BW (-3 dB)   | < 1 $\mu\text{m}$                             | 0.8 $\mu\text{m}$  |

- DBPM Resolution = 0.8  $\mu\text{m}$  (0.8 kHz BW):

<  $\sigma(y)/10$  @ mini-beta ID BPMs (5 nm, 1% coupling:  $\sigma = 10 \mu\text{m}$  = original spec.)  
=  $\sigma(y)/5$  @ mini-beta ID BPMs (5 nm, 0.13% coupling,  $\sigma = 4\mu\text{m}$ )

But: FOFB needs only  $\sim 100$  Hz BW, and average beta functions @ BPMs are larger than @ mini-beta ID BPMs  $\rightarrow$  DBPMs not above, but close to the usual  $\sigma/10$  resolution requirement for 0.13% coupling.

12/2011: SLS achieved 1pm rad vert. emittance.  $\sigma \sim 1.5\mu\text{m}$  in low-beta IDs

# Present SLS BPM System: FOFB


14

## Orbit Stability Requirements:


- Angular stability:  $< 1 \mu\text{rad}$  (typ.  $< 10 \mu\text{m}$  at experiment)
- Position stability:  $\sigma/10$  at Insertion Devices (ID)
  - low beta ID: vertical beam size @ BPM  $\sim 10 \mu\text{m}$  (1% coupling)
  - $1 \mu\text{m}$  RMS in vertical plane (0.13% coupling:  $0.4 \mu\text{m}$  RMS)
- Suppression of orbit perturbations up to 100 Hz by factor of  $>5$
- Fast compensation of orbit distortions due to ID gap changes

## Fast Orbit Feedback (FOFB) Features:

- 73 BPMs / 73 horizontal and 73 vertical correctors
- Decentralized data processing (12 sectors)
- Sampling and correction rate: 4 kHz
- Point-to-point fiber optic ring for next-neighbour (not global) data exchange
- Initialization by beam dynamics application
- FOFB in user operation: since Nov. 2003




## Distortion suppression function




- Suppression up to 95 Hz
- Bandwidth limited by electronics loop delay (technology: 1999)

## Spectral power density (1–150 Hz)



horizontal



vertical

## Global Orbit Stability

(1 – 150 Hz):

Horizontal:

$$0.41 \mu\text{m} \cdot \sqrt{\beta_x} \text{ (FOFB on)}$$

$$(0.83 \mu\text{m} \cdot \sqrt{\beta_x} \text{ (FOFB off)})$$

Vertical:

$$0.29 \mu\text{m} \cdot \sqrt{\beta_y} \text{ (FOFB on)}$$

$$(0.41 \mu\text{m} \cdot \sqrt{\beta_y} \text{ (FOFB off)})$$

Introduction

Present SLS BPM System

**Upgrade Plans & Activities**

Summary

## Motivation for New BPM/FOFB System

- Long-term maintenance, spare part availability.
- Performance (BPM resolution, drift, computing power for better FOFB algorithms, ...).
- Want upgrade before reaching rising edge of bath-tub reliability curve.

## Strategy:


- PSI develops cavity BPM system for European XFEL & SwissFEL.
- New SLS BPM system can use same platform.




# Upgrade Plans & Activities

## Modular BPM/Diagnostics Platform Architecture

### ▪ E-XFEL / SwissFEL Cavity BPM Electronics (Simplified)



### ▪ New SLS BPM Electronics (Simplified)




## SLS & FEL BPMs: Platform Strategy

- Modular design: RF front-end, ADC mezzanine, FPGA carrier board. Standardized interfaces.
- SLS BPMs can use same FPGA carrier board as E-XFEL & SwissFEL.
- ADC mezzanine: Requirements for SLS BPMs & FEL undulator BPMs also very similar (16-bit, >100MSPS, ...). Synergies save development time.
- Need new SLS-specific RF front-end.
- SLS Goal: Improve noise (>3x, ideally <100nm @ 2kHz), drift (active temperature stabilization, ...), latency, ...

# Upgrade Plans & Activities

## New SLS BPM Electronics: Prototype Block Schematics



## Advantages of SLS BPM In-House Design

- Estimate: **Less expensive** (incl. man power) compared to commercial solution.
- **Synergies SLS ↔ E-XFEL / SwissFEL**: Less man power for development & long-term maintenance.
- **No “black box”**. All documentation (source codes, board schematics, ...) available. Reduces time & costs to integrate systems, fix problems, add new features. Ensures **high SLS availability / uptime**.
- Avoids dependence on companies.


## Design Status of New SLS BPM System:

- **FPGA Carrier Board:** Prototype successfully tested. SLS-specific FPGA firmware (digital filters, ...) under development: DDC + position calculation working.
- **ADC mezzanine:** First beam tests use E-XFEL BPM mezzanine. Then: Make design optimized for SLS (different no. of ADCs, jitter optimization, ...).
- **RF front-end:** Concept & schematics draft finished. PCB layout, production & first tests until mid 2012.
- **EPICS:** Access of FPGA board (via VME IOC) working (medm ADC data GUI, DDC config. GUI, ...).





# Upgrade Plans & Activities

## Generic PSI FPGA ADC Carrier Board (“GPAC”)



- Prototype tested, works fine.
- SLS: One carrier board for two BPMs (2 mezzanines with 4 ADCs each).
- Present prototype uses Virtex-5 FPGAs. (we are currently evaluating which type to use for the final version: Artix/Kintex-7?).




X-ray quality control  
(RAMs, connector)





# Upgrade Plans & Activities

## E-XFEL Undulator & Button BPM ADC Mezzanines

Cavity BPMs: 6-channel, 16-bit, 160MSamples/s.




Button BPMs: 8-channel, 12-bit, 500MSamples/s.



Both types: Low-noise differential coax inputs.


# Upgrade Plans & Activities

## Using Cavity BPM ADC for 1st SLS DDC Tests ...



## New SLS BPM RF Front-End

- Active local multi-point temperature stabilization of drift-sensitive electronics components on the PCB, for lowest beam position drift. Present SLS BPMs: No temperature stabilization, but temperature sensor.




PCB layout of new prototype has started, production & 1st SLS beam tests until mid 2012.



# Upgrade Plans & Activities


## New SLS BPM RF Front-End: Block Schematics







# Upgrade Plans & Activities

## Lab Test Setup For DDC Tests




**PSI modular BPM electronics: Using SwissFEL test injector 500MHz resonant stripline RFFE & E-XFEL cavity BPM ADC for tests (DDC, ...), until dedicated new SLS ADC & RFFE is ready.**




# Upgrade Plans & Activities

## New DDC: VHDL, Optimized for Speed & Space



# Upgrade Plans & Activities


## GUI: Full DDC Reconfiguration During Operation




# Upgrade Plans & Activities

31

## DDC Test Results (Stripline RFFE + Cavity ADC + GPAC)



**X: 130nm RMS (2kHz  
BW, 10mm geometry  
factor, 50ms)**




**Y: 91nm RMS (2kHz  
BW, 10mm geometry  
factor, 50ms)**

- Data presently stored in internal FPGA BRAM (50ms).
- To do: Store data in larger ext. RAM, for long-term (hours, days, ...) tests & low-frequency noise / drift analysis.
- Results promising: RFFE + ADC were not made for SLS but FEL. Expect better performance with dedicated new SLS RFFE & ADC.

## Fast Orbit Feedback: DSP Boards

- Present System: FOFB algorithm performed on 12 VME DSP boards.
- New FOFB System: Algorithm can be implemented on single (few) DSP(s).
- Data transfer between BPMs & DSP board via multi-gigabit fiber optic links of the new BPM board. Also to be used for beam-based SwissFEL feedbacks.



**Evaluation board for new FOFB DSP: 160 GFLOPS. 55x faster than all 24 DSPs of present FOFB system together. Easy connection to new BPM system / GPAC via PCI Express (4 wires ...).**



## Fast Orbit Feedback: Corrector Magnets

### Present FOFB

- DSP boards receive BPM data
- Calculate corrections
- Set currents of corrector power supplies (PS) via VMEbus & Hytech VME boards

Corrector power supplies: So far no good reason for upgrade.

### New FOFB

- Sets currents of corrector PS via long-range multi-gigabit fiber optic links: Faster correction/latency, decoupling of DSPs & PS (quantities, location), ...
- Required electronics: Prototype available (final version may use newer FPGA ...).

Introduction

Present SLS BPM System

Upgrade Plans & Activities

**Summary & Outlook**



- Long-term failure statistics: SLS BPM/FOFB upgrade not urgent. Still high reliability. Performance: No pressure from users, still happy with beam stability.
- Development of new BPM/FOFB system already started: Takes time, should be ready before reliability reaches rising edge of “bath tub curve” & spares run out of stock.
- Platform strategy: Maximize synergies with E-XFEL & SwissFEL, minimize overall costs, maximize performance & availability. Ensure efficient long-term maintenance by full in-house know-how of all system details.

## **Present SLS BPM Electronics (Design in 2000):**

Patrick Pollet (QDR)

Thomas Schilcher (DSP)

Volker Schlott

Rok Ursic

Et al. (see e.g. DIPAC 2001, CT03)

## **New SLS BPM Electronics:**

Raphael Baldinger (GPAC HW)

Robin Ditter (stripline RFFE)

Waldemar Koprek (DDC / GPAC FW)

Goran Marinkovic (GPAC FW / HW)

Markus Roggli (ADC & RFFE schem./layout)

Markus Stadler (RFFE)

Daniel Treyer (RFFE)

## **And:**

Thanks also to support from other PSI/GFA groups.



Thank you for your  
attention!