

The development of the multi PPD readout electronics with EASIROC and SiTCP

R. Honda, K. Miwa
Tohoku University

I. Nakamura, M. Tanaka, K. Yoshimura
T.Uchida (*Open-It*), M.Ikeno (*Open-It*)
KEK

Introduction

- J-PARC E40
- EASIROC

The evaluation board with EASIROC

Performance evaluation with a pulse generator

- Charge measurements
- Timing measurements
- Multi-hit TDC in the FPGA

Performance summary

- Expected dead time
- ADC, MHTDC readout with LED

Summary

Introduction -J-PARC E40-

The experiment on Σp scattering in K1.8 in J-PARC.
The measurement for the differential cross section,



$\Sigma^- p$ elastic

$\Sigma^+ p$ elastic

$\Sigma^- p \rightarrow \Lambda n$ inelastic

$$\pi^+ p \rightarrow \Sigma^+ K^+ \\ \Sigma^+ p \rightarrow \Sigma^+ p$$

The beamline fiber tracker
to measure position of
the π beam.



Introduction -J-PARC E40-



The experiment on Σp scattering in K1.8 in J-PARC.
 The measurement for the differential cross section,

- $\Sigma^- p$ elastic
- $\Sigma^+ p$ elastic
- $\Sigma^- p \rightarrow \Lambda n$ inelastic

$$\pi^\pm p \rightarrow \Sigma^\pm K^\pm$$

$$\Sigma^\pm p \rightarrow \Sigma^\pm p$$

The scattered proton detector
 to measure track and energy of
 the scattered protons.



Introduction -J-PARC E40-

Beam line fiber tracker

Scattered proton detector

Secondary pion beam

Up to 10 MHz

MPPC readout


Readout electronics

TDC

TOT

Network

Main DAQ



~ a few kHz

MPPC readout 60 mm

Readout electronics

ADC

TDC

Trigger

Network

Total # of channel
~ 5,000 ch

Beam line fiber tracker

Scattered proton detector

Secondary pion beam

MPPC readout


Readout electronics

TDC

TOT

Network

Main DAQ



MPPC readout 60 mm

Readout electronics

ADC

TDC

Trigger

Network


Requirements

- Handling multi MPPC
- Random trigger
- Charge and timing measurements
- Data transmit via network

Introduction -EASIROC-

EASIROC (Extended Analogue SiPM Integrated Read Out Chip)


- 32 channels inputs
- HV adjustment (4.5 V, 8 bit)
- Amp, shaper, discriminator
- Analog (serial)
- discriminator (parallel) outputs.



Introduction -EASIROC-

EASIROC (Extended Analogue SiPM Integrated Read Out Chip)

- 32 channels inputs
- HV adjustment (4.5 V, 8 bit)
- Amp, shaper, discriminator
- Analog (serial)
- discriminator (parallel) outputs.



The evaluation board with EASIROC

I/O components

Analog I/O

- MPPC input (32 ch)
- HV input
- Analog output / probe output

Digital I/O

- NIM level input x5 (400 Mbps)
- NIM level output x4 (~ 1Gbps)
- LVDS output (640Mbps)
- SiTCP

On board ADC and TDC


- AD9220
- Digital MHTDC in FPGA

Power supply

- ± 6 V


SOY (general purpose SiTCP board)
is needed to use SiTCP.

Bandwidth : 100 Mbps.




Test results

Test setup for the charge measurement



Charge measurement with injector



Pedestal 160 pC ~1 p.e

Assumption

$$\text{gain} = 10^6$$
$$(1 \text{ p.e} \sim 160 \text{ pC})$$

$$\text{SNR} = 20 \log_{10}(1 \text{ p.e} / b g(\sigma))$$

$$\sim 16 \text{ dB} @ 1 \text{ p.e}$$

C10507-11-100

$$\sim 22 \text{ dB} @ 1 \text{ p.e}$$

C10507-11-050



$$\sim 14 \text{ dB} @ 1 \text{ p.e}$$

C10507-11-025

$$\sim 4.2 \text{ dB} @ 1 \text{ p.e}$$

Performance evaluation : Input jitter

Test setup for the timing measurement



Inclusive jitter

~ 270 ps (σ) @ $V_{Th} = 0.5$ p.e
(TDC 1 bin = 190 ps)

Including noise of
Attenuator
EASIROC itself

Sufficient performance for
our application.


Multi-hit TDC in the FPGA

Time window : 2 us
Depth : 8
1 ch : 1 ns
Stop : Common stop mode

In FPGA

Input signal


Sampling with 4 clocks



Compare and output minimum value.

Performance evaluation : MHTDC


The test for the logic of MHTDC by using NIM input.



NIM input line is connected to MHTDC directly for this test.

Test result with clock input.


MHTDC depth test




All input signals are stored in each buffer.

The logic works well as multi-hit TDC.

Evaluation for the resolution of the internal timing measurement part.



Clock input by using an injector



**The resolution
for the timing measurement**

~530 ps (RMS) @ 0.5 p.e.

The best case achievable when we use the timing measurement function on this electronics.

Discriminator bus output (LVDS) is available if you need higher resolution.

Expected dead time in E40

Expected trigger rate in E40 : **3 kHz**

Mean dead time for expected event size.

conversion (ADC)	: 60 us (constant)
conversion (MHTDC)	: 1 us
data transfer	: 15 us
Total	: ~ 75 us

Expected DAQ efficiency : **~80 %** (for random trigger)
→ Not high, but acceptable.

Readout pattern


Choose from the following:

- A) ADC + MHTDC
- B) ADC
- C) MHTDC

for pattern C), **7 kHz with DAQ efficiency 90 % is achievable.**

Demonstration of ADC and TDC readout

ADC histogram for LED



PPD : C10507-11-100 (HAMAMATSU)

VTh : 3.5 p.e

Trigger : LED timing

**Readout of ADC and TDC for multi MPPC
by one board is achieved.**

We are planning to perform an experiment on Σp scattering as J-PARC E40.

- Measurement of the differential cross section of Σp scatterings by using the liquid hydrogen target and the fiber trackers.
- The development of the readout electronics for multi MPPC is essential, because the total number of MPPC is about 5,000.

The evaluation board with EASIROC and SiTCP was developed and tested.


- SNR for the charge measurement was 16 dB for gain = 10^6
- Inclusive jitter of this board was 270 ps (σ) @ $V_{Th} = 0.5$ p.e
- The MHTDC was implemented in the FPGA.
 - Time window : 2 μ s
 - Depth : 8
 - 1 ch : 1 ns
 - Resolution : 530 ps (RMS) @ 0.5 p.e.
- 80 % DAQ efficiency for 3 kHz random trigger.

The next version of the readout board will be developed in the next fiscal year.

Introduction -EASIROC-


EASIROC (Extended Analogue SiPM Integrated Read Out Chip)

- 32 channels inputs
- HV adjustment (4.5 V, 8 bit)
- Amp, shaper, discriminator
- Analog (serial)
- discriminator (parallel) outputs.



Multi-hit TDC in FPGA

Time window : 2 μ s
 Depth : 8
 LSB : 1 ns
 Stop : Common stop mode



Test with PMT signal by using ^{90}Sr

Correlation between CAEN TDC and MHTDC
 Common stop is coincidence of two PMTs.
 (CAEN TDC LSB = 0.19 ns)

Digital MHTDC vs CAEN v775

