



# Front-end digital Status

- ◆ Acquisition tools to test Analog part.
- ◆ Tools to test A3PE FPGA (SSO & SSI)
- ◆ Next steps
  - Radiation tests
  - Prototype FEB 8 Channels

*Caceres Thierry  
Duarte Olivier*



# Reminder : Typical acquisition sequence



- ◆ **PC write start sequence bit of Acquisition (Acq) Register.**
- ◆ **Beginning of L0 sequence.**
- ◆ **Each trigger pulse involve pulse shape.**
- ◆ **At the end of the latency delay recording 512 points of data (Max).**
- ◆ **At the end of the record the system write one “end of acquisition” bit in the Acq\_Register .**
- ◆ **The PC scrutinize the Acq\_Register, when the “end of acquisition” is high the PC download data with the USB interface.**


# Tools to test Analog part : "Acquisition system"

ADC emulation

SPY data

(x8)

12 bit ADC data from Analog Mezzanine



- ◆ **FIFO pattern**
  - Generate digital signals
  - Check FPGA computations
- ◆ **SPY FIFO**
  - storage of processing results
- ◆ **ANALOG PULSE FIFO**
  - generate trigger of analog pulses


Analog Pulse (1 per ADC Channels)

Cik 40 Mhz

Trigger for Analog

# Tools to test A3PE FPGA (SSO & SSI)

**Idea :** RAM pattern to test the A3PE IOs functioning by exchanging data between the 2 FPGA (SSO and SSI)




- ◆ USB Rd / Wr the RAM (To\_AX and From\_AX).


## Sequence:

- ◆ To\_AX\_RAM Rd/Wr by USB
- ◆ Start commande
- ◆ Loop on to AX\_RAM until stop command
- ◆ Programmable latency to capture data from To\_AX\_RAM to FROM\_AX\_RAM
- ◆ Start / Stop and latency (implemented !)

# Start Stop Latency sequence



## START / STOP / LATENCY SEQUENCE



### Status:

- ◆ Firmware implemented
- ◆ Cycle
- ◆ Rd / Wr by USB
- ◆ Internal loop
- ◆ External loop (AX FPGA)
- ◆ 3 boards in used

Ok


Ok

In progress

In progress

# Prototype FEB 8 Channels

Some idea of architecture ....



◆ **Prototype FEB pending questions**


- Mezzanine board with GBT
- SLVDS
- E link slow control from Ctrl Board through backplane

# Conclusion

- ◆ Digital electronic is ok, several adjustment have been done .
- ◆ Last adjustment of the tools to test A3PE FPGA (SSO & SSI).
- ◆ Radiation tests of components for analog and digital part .
- ◆ Start thinking about the prototype FEB, we considered a 8 channels prototype FEB for the beginning of 2013 with ( mezzanine ?) GBT (availability of the first GBT samples) ?

**SPARE**






# Physical Layer (electrical)

*Kostas Kloukinas's slide*

## ◆ SLVS (Scalable Low Voltage Standard)

- JEDEC standard: JESD8-13
- Differential voltage based signaling protocol.
  - Voltage levels compatible with deep submicron processes.
  - Typical link length runs of 30cm over PCB at 1Gbps.
  - Low Power, Low EMI
- Application in data links for Flat Panel displays in mobile devices.
  - Mobile Pixel Link, MPL-2 (National semi.)



[SLVS specifications brief](#)

2 mA Differential max


Line impedance: 100 Ohm

Signal: +- 200 mV

Common mode ref voltage: 0.2V

# Clock tree

## Clock Tree



27th November, 2009