

Final Sensors for EUDET Telescope: Progress Report

Evolution since March '07

Marc Winter



on behalf of DAPNIA-Saclay & IPHC-Strasbourg

OUTLINE

- MIMOSA-16: status of set-up for digital output tests
- MIMOSA-22: status of design
- \emptyset micro-circuit : status of 1st prototype design
- Summary

MIMOSA-16 design features :

- AMS-0.35 OPTO translation of MIMOSA-8
 - ↳ $\sim 11\text{--}15 \mu\text{m}$ epitaxy instead of $\lesssim 7 \mu\text{m}$
- 32 // columns of 128 pixels (pitch: $25 \mu\text{m}$)
- on-pixel CDS (DS at end of each column)
- 24 columns ended with discriminator
- 4 sub-arrays :
 - S1** : like MIMOSA-8 ($1.7 \times 1.7 \mu\text{m}^2$ diode)
 - S2** : like MIMOSA-8 ($2.4 \times 2.4 \mu\text{m}^2$ diode)
 - S3** : S2 with ionising radiation tol. pixels
 - S4** : with enhanced in-pixel amplification
(against noise of read-out chain)



Preliminary tests of analog part (" $20 \mu\text{m}$ " epitaxy) performed in Saclay (shown previously):

- sensors illuminated with ^{55}Fe source and $F_{r.o.}$ varied up to $\gtrsim 150 \text{ MHz}$
- measurements of $N(\text{pixel})$, FPN (end of column), pedestal variation, CCE (3×3 pixel clusters) vs $F_{r.o.}$

Tests of analog part (" $14 \mu\text{m}$ " epitaxy) in Saclay \rightarrow results (CCE)

Next steps : ● digital part \geq June at IPHC ● beam tests \gtrsim 4 Septembre at CERN (T4 – H6)

Later on : tests of sensors produced in 2nd batch


- Setting-up of tests of the digital part of MIMOSA-16 (2006 run) under way
 - ↳ set-up expected to be completed around mid June

- Preparation of SPS beam tests (start Sept. '07)

- Submission of modified version of MIMOSA-16 :
 - * sub-arrays S1, S2 and S3 with enlarged sensing diodes in order to increase CCE ($\gtrsim 3 \times 3 \mu m^2$)
 - ↳ submitted for fabrication by end of April ↳ back from foundry \gtrsim mid July

■ 1st chip (SUZE-01) with integrated \emptyset and output memories (no pixels) :

- ✳ 2 step, line by line, logic :
 - ◇ step-1 (inside blocks of 64 columns) :
 - identify up to 6 series of ≤ 4 neighbour pixels per line
 - delivering signal $>$ discriminator threshold
 - ◇ step-2 : read-out outcome of step-1 in all blocks
 - and keep up to 9 series of ≤ 4 neighbour pixels
- ✳ 4 output memories (512x16 bits) taken from AMS I.P. library
- ✳ surface $\sim 3.5 \times 3.6 \text{ mm}^2 \rightarrow \sim 8 \text{ keuros}$ (EUNET budget)



■ Status :

- ✳ design \sim completed \rightarrow post-simulations under way
 - \rightarrow progress achieved allows submission on schedule (end of June)
- ✳ back from foundry end of Sept. \rightarrow tests completed by end of year

■ MIMOSA-16 tests :

- ✧ lab tests of digital part in June-July
- ✧ beam tests in Septembre \rightarrow feedback for MIMOSA-22
- ✧ resubmission with larger sensing diodes (S1, S2 and S3) \rightarrow in time for feedback for MIMOSA-22 ?


■ MIMOSA-22:

- ✧ changes w.r.t. M-16 in pitch, surface, testability, JTAG being implemented
 \rightarrow on schedule for submission to foundry by end of Sept. '07
- ✧ funding (\lesssim 30 keuros) via IPHC/GSI and DAPNIA resources

■ \emptyset suppression micro-circuit :

- ✧ design well advanced \rightarrow on schedule for submission by end of June
- ✧ funding (\sim 8 keuros) via EUDET

Chip readout architecture including digitization and zero suppression



Block diagram of readout architecture

- ▶ Pixel array : 1024x1024 pixels Readout row by row The row is divided into 16 groups
- ▶ Analog to digital conversion at the bottom of each column (Discriminator or ADC)
- ▶ Zero suppression algorithm :
- ▶ Find N Hits for each group
Find M Hits for each row
(With N and M determined by pixel array occupancy rate)
- ▶ Memory wich stores M hits and serial transmission

▶ Submission of a small size fully digital prototype in AMS 0.35 μ m in June 2007

