





CMS Trigger Drift-Tube Track Finder electronics upgrade Hardware Simulation

J. Erö








Institute of High Energy Physics of the Austrian Academy of Sciences, Vienna/Austria



New system designed using uTCA Crate



Simulation Blocks for development



Conclusions

- Blocks synthesable in Xilinx Kintex7
 - Optimizing for built-in chip features
 - Serdes
 - GTX Blocks
 - Memories
 - Clocking system
 - Synthesis results ready for prototyping
- New FPGA features allow enhanced physics performance
 - More inputs
 - Finer parameters for CSC data exchange
 - Possible RPC hits around detector gaps
 - More output bits
 - Increase Phi, Pt resolution
 - 8 instead of 4 Muons found in every BX
 - More efficient charge assignment
- Resource requirements differ from earlier designs
 - Determined by FPGA dependent building blocks
 - Extensive efforts needed to port present design
- Control scheme common with other CMS Upgrade projects
 - Possible to develop system wide software solutions
- Clocking will be a main concern
 - Not all units' clocks can be derived from LHC Clock
 - Independent clock domains foreseen
 - Sophisticated interfacing between them necessary
 - Chip design requires global clocking scheme