




LBNE Far Detector - LArTPC



APAs are structural & electrical units, containing all sense wires and readout electronics. They are standardized manufactured assemblies, can be tested in LN₂, stored and transported in shipping containers.




APA + CPA Assemblies form TPC Modules in a Large Cryostat



Unit Cell
TPM = TPC Module = 1 APA + 1 CPA (+1 "terminal" CPA)

Active volume/APA
2 x 2.5m H x 7m W x 2.5m drift = 87.5 m³
= 122 t
= 7.33 kt active/cryostat




Cold electronics for the LBNE LAr TPC

C. Thorn, Gianluigi De Geronimo, Alessio D'Andragora, Shaorui Li, Neena Nambiar, Sergio Rescia, Emerson Vernon, Hucheng Chen, Francesco Lanni, Don Makowiecki, Veljko Radeka, and Bo Yu
Brookhaven National Laboratory, Upton, NY USA 11973-5000



Why put the signal processing chain in LAr?

1. The proximity of the charge sensitive amplifier to the sense wires reduces cabling capacitance, and therefore noise.
2. Digitizing, zero-suppression, and multiplexing in LAr minimize the cable plant, decreasing contamination of LAr and decreasing dead volume
3. Fewer feed-throughs are required in the cryostat decreasing contamination risk and increasing cryostat design flexibility
4. Electronics are incorporated into anode assemblies, manufactured, tested, and installed as a unit, with minimal cabling, increasing reliability

LAr TPC - Cold CMOS Electronics Block Diagram - Reference Design



Analog Front-End (FE) ASIC for Operation in LAr



Bandgap Reference:
 $V_{BGR} \approx \begin{cases} 1.185 \text{ V at } 300^\circ\text{K} \\ 1.164 \text{ V at } 77^\circ\text{K} \end{cases}$
variation = 1.8 %


Calibration Capacitor:
 $C_{INT} \approx \begin{cases} 184 \text{ fF at } 300^\circ\text{K} \\ 183 \text{ fF at } 77^\circ\text{K} \end{cases}$
variation = 0.5 %

Temperature Sensor:
 $V_{TSP} \approx \begin{cases} 867.0 \text{ mV at } 300^\circ\text{K} \\ 259.3 \text{ mV at } 77^\circ\text{K} \end{cases}$
variation = 2.86 mV / °K



Maximum charge of 55, 100, 180, or 300 fC

Measurements for FE ASICs on MicroBooNE Motherboard

Performed with the entire MicroBooNE signal chain:
Analog ASIC + cold cable + intermediate amplifier + ADC



Test of 12th Mother Board with 12 ASICs Populated (192 channels)




The FE ASICs have been extensively tested both warm and in LN₂. The chip yield for both is >90%.


The ASICs and the motherboard have experienced >1000 chip immersions in LN₂, without a single failure

Low Power CMOS ADC Designed for Operation in LAr


Performance at 77K



ADC Output Histogram DC




Clockless Low Power Current Mode ADC



- Single conversion trigger per stage
 - 12-bit resolution
 - 2 MS/s conversion rate
 - Power dissipation 3.6 mW/ch at 2 MS/s
 - Measured linearity
 - DNL < 1.5 LSB for majority of codes
 - INL ~1% of Range
 - Equivalent input noise measurement
 - 1.27 LSB
 - Effective resolution: 11.6 bits
- Fabricated for normal temperature operation for SNS, see De Geronimo, et al., *IEEE Trans NSS*, 54 (2007) 541.

The ADC has been tested with an FPGA, both immersed in LN₂

CMOS Characteristics in LAr



$$\text{Transconductance} \Rightarrow \frac{g_m}{I_D} \Rightarrow \frac{q}{nk_B T} \Rightarrow \begin{cases} \sim 30 \text{ at } T=300\text{K} \\ \sim 116 \text{ at } T=77\text{K} \end{cases}$$

At 77-89K, charge carrier *mobility* in silicon increases and *thermal fluctuations* decrease with kT/e , resulting in a *higher gain*, *higher g_m/I_D* , *higher speed* and *lower noise*.

Lifetime of 180nm CMOS for use in LArTPCs

Degradation is due to **impact ionization**

charge trap in oxide, interface generation → shift in V_{th} and g_m

Substrate current monitors impact ionization

- increases with drain voltage
- is higher in short channel devices
- has a maximum at $V_{GS} = V_{DS}/2$

