

# The Design of 8-Gbps VCSEL Drivers for the ATLAS Liquid Argon Calorimeter Upgrade

Futian Liang<sup>1,2</sup>, Datao Gong<sup>2</sup>, Suen Hou<sup>3</sup>, Tiankuan Liu<sup>2</sup>, Chonghan Liu<sup>2</sup>, Da-Shung Su<sup>3</sup>, Ping-Kun Teng<sup>3</sup>, Annie C. Xiang<sup>2</sup>, Jingbo Ye<sup>2</sup> and Ge Jin<sup>1</sup>

<sup>1</sup> Department of Modern Physics, University of Science and Technology of China, Hefei Anhui 230026 P.R.China

<sup>2</sup> Department of Physics, Southern Methodist University, Dallas TX 75275 USA

<sup>3</sup> Institute of Physics, Academia Sinica, Nangang 11529, Taipei, Taiwan

ftliang@mail.ustc.edu.cn



SMU



## Abstract

We present the designs\* of LOClD1 and LOClD4 VCSEL drivers in a commercial 0.25- $\mu\text{m}$  Silicon-on-Sapphire (SoS) CMOS process for the ATLAS liquid argon calorimeter upgrade.


Active shunt peaking technique and multiple-stage amplification are used to achieve the data rate up to 8 Gbps.

LOClD1 is a single channel driver with a differential output, while LOClD4 has four channels with single-ended open-drain output. Both drivers have the adjustable modulation and peaking strength with bias current source embedded.

\*The preliminary test results will be present in the proceeding.

## Introduction

Vertical-Cavity Surface-Emitting Lasers (VCSEL) drivers, LOClD1 and LOClD4, belong to the LOC chip family, as shown below.



Block diagram of the optical link.

The LOC chip family is designed for the data transmission optical link in ATLAS liquid Argon calorimeter upgrade. LOClD1 and LOClD4 are to be implemented in the optical transmitter subassembly.

LOClD1 and LOClD4 receive low swing CML signals (minimum 2 mA) and drive high swing CML signals (up to 8 mA) at 8 Gbps. LOClD1 also provides a tunable bias current to the VCSEL. In the case of array connection, the bias current of LOClD4 is combined with the modulation current.

## Goals and challenges

Prior irradiation tests indicate that commercial laser drivers fail in detector front-end electronics especially in a p-p collider environment.

Design goals:

- Data rate up to 8 Gbps.
- Minimum 2 mA low swing CML signals input.
- Up to 8 mA modulation current CML signals output.
- LOClD1 with 50 ohm differential output for TOSA based implementation.
- LOClD4 a 4-lane array driver with open drain connection to work with VCSEL arrays.

The transit frequency ( $f_T$ ) of the IN device in the commercial 0.25- $\mu\text{m}$  SoS CMOS process is 30-GHz. We used the RN devices in our design for its high gain. The  $f_T$  for the RN device is lower than that of the IN devices. We therefore deployed both multiple-stage amplification and active shunt peaking technique to achieve the target output strength at the target data rate.

## Techniques

1. Active shunt peaking.

Shunt peaking technique is widely used to extend the bandwidth.


Passive inductor peaking (a) has the best performance, but a on chip inductor takes a large die area.

Active shunt peaking (b) balances the performance and area. But the on chip resistor is not tunable after the chip is made,

leaving the final performance to process variations.

In our design, we use PMOS

transistors (M5, M6) instead of resistors (R5, R8) (c). The PMOS transistors operate in the triode region and act as resistors. With an external voltage ( $V_{ctrl}$ ), we can adjust the equivalent resistance of M5 and M6 to modify consequently the peaking strength. In the meanwhile, an adjustable resistor-equivalent PMOS can reduce the effect on resistor in different process corners and different temperatures.



	Passive inductor peaking	Active shunt peaking	Used in our design
Performance	Best	Good	Good
Area	Very large	Small	Small
Adjustable	No	No	Yes


2. Multiple stages

We use multiple stages to enlarge the total GBW. The amplitude (voltage and current) is amplified in each pre-drive stage.


We have six pre-drive stages and one main drive stage in LOClD1 and five pre-drive stages and one main drive stage in LOClD4.

3. Higher level voltage supply

We pay the price of power to enlarge the bandwidth. The higher level of 3.3V is chosen for the voltage supply.




## Design: The structure of LOClD4




## Simulation Results

Thorough simulations are conducted on the active shunt peaking structure. We made sure the adjustable peaking can satisfy the performance in "all conditions", across temperature and process corners.



Worse case post-layout simulation is shown in the left with the deterministic jitter and the eye opening of the output current signal at different  $V_{ctrl}$ . The target operation  $V_{ctrl}$  is chosen to get the best eye diagram in all conditions.

## Design: The structure of LOClD1



## Summary

We designed two VCSEL drivers – LOClD1 & LOClD4 for the ATLAS liquid argon calorimeter upgrade.

Specification highlights:

- Data rate up to 8 Gbps.
- Low input swing -- Minimum 2 mA CML
- Up to 8 mA output swing -- CML modulation current
- Single-end interface to VCSEL array

The designs are submitted in a MWP run. The chip is to be delivered on Sep. 20th, 2012. We will report the preliminary test results in the proceedings.



## Acknowledgments

Futian Liang acknowledges the financial support from University of Science and Technology of China, which covers expenses during his research in Southern Methodist University.

Futian Liang acknowledges the financial support for young researchers from the TWEPP committee and ACEOLE, a Marie Curie action at CERN funded by the European Commission.