Indico has been upgraded to version 3.1. Details in the SSB
Sep 7 – 12, 2014
University of Surrey
GB timezone
Arrival information and the latest Conference Programme can be downloaded using the link at the bottom of the home page

Low-area trim DAC in 40nm CMOS technology for pixel readout chips used in hybrid detectors.

Sep 10, 2014, 2:00 PM
1h 40m
AP3&4 (University of Surrey)

AP3&4

University of Surrey

Guildford, UK
Poster Presentation Advances in Pixel Detectors and Integration Technologies Session 10: Posters 1 (Particle Physics, Pixel Detectors and Lifesciences)

Speaker

Aleksandra Drozd (AGH University of Science and Technology)

Description

The recent directions of development in hybrid pixel detectors working in single photon counting mode are nanometer or 3D technologies that support the trend of making pixels smaller and more functional at the same time. Usually single pixel in readout electronics for X-ray detection comprises of charge amplifier, shaper and discriminator that allow to classify events occurring at the detector as true or false hits by comparing obtained signal with threshold voltage, which minimizes the influence of noise effects. However, making the pixel size smaller often causes problems with pixel to pixel uniformity [1] and additional effects like charge sharing become more visible [2]. To improve channel-to-channel uniformity or implement an algorithm for charge sharing effect minimization, a small area trimming DAC working in each pixel independently is necessary [3]. However, meeting the requirement of small silicon area often results in poor linearity and even non-monotonicity of DAC [4]. In this paper we present a low-area monotonic thermometer-coded 6-bit DAC with novel binary-to-thermometer decoder. Monte Carlo simulations were performed on the design proving that under all conditions designed DAC is inherently monotonic. Presented DAC was implemented in the 40nm CMOS technology in the prototype readout chip with 432 pixels working in single photon counting mode, with two trimming DACs in each pixel. The area of single 6-bit DAC is about 28 µm x 10 µm. Measurements and chips’ tests were performed to obtain reliable statistical results covering temperature and range characterization of the DACs, together with the tests with X-ray radiation. This work was supported by National Science Center, Poland under Contract DEC-2011/01/B/ST7/05155 [1] D. Pennicard, R. Ballabriga, X. Llopart, M. Campbell, H. Graafsma, *Simulations of charge summing and threshold dispersion effects in Medipix3*, Nuclear Instruments and Methods in Physics Research A 636 (2011) 74–81 [2] A.Baumbaugh, G.Carini, G. Deptuch, P. Grybos, J. Hoff, P. Maj, P. Siddons, R. Szczygiel, M. Trimpl, R.Yarema, *Analysis of full charge reconstruction algorithms for X-ray pixelated detectors*, Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC), 2011 IEEE [3] L. Ratti, A. Manazza, *Optimum Design of DACs for Threshold Correction in Multichannel Processors for Radiation Detectors*, IEEE Transactions On Nuclear Science, Vol. 59, No. 1, February 2012 [4] R. Szczygiel, P. Grybos, P. Maj, *FPDR90 a Low Noise, Fast Pixel Readout Chip in 90 nm CMOS*, Nuclear Science Symposium Conference Record (NSS/MIC), 2010 IEEE 2010 , Page(s): 1674 – 1677

Primary author

Aleksandra Drozd (AGH University of Science and Technology)

Co-authors

Pawel Grybos (AGH University of Science and Technology) Piotr Maj (AGH UST) Robert Szczygiel (AGH UST) Tadeusz Satlawa (AGH University of Science and Technology)

Presentation materials

There are no materials yet.