

Development of CMOS pixel sensors for the upgrade of the ALICE inner tracking system


OUTLINE

- ALICE setup and Upgrade Strategy
- Inner Tracking System Upgrade
 - Requirements and performance
 - Pixel technology and R&D
 - Full scale prototypes
- Summary

A LARGE ION COLLIDER EXPERIMENT

Collaboration:
> 1200 Members
> 132 Institutes
> 36 countries

Detector:
Length: 26 meters
Height: 16 meters
Weight: 10,000 tons



Central Barrel
tracking & PID
 $|\eta| < 1$

Muon Spectrometer
tracking & μ PID
 $-4 < \eta < -2.4$

Goal of ALICE: Experimental study of the phase diagram of the hadronic matter in ultra relativistic heavy ion collisions

ALICE UPGRADE STRATEGY

Physics program requires 10 nb^{-1} of integrated luminosity of Pb-Pb collisions wrt. the approved program of 1 nb^{-1}

Physics signals of interest are rare but not triggerable

- Low p_T (below 1 GeV/c), high combinatorial background
- Increase rate capabilities for minimum bias heavy-ion collisions to 50 kHz – 100 kHz







ALICE runs at high luminosity

- Factor 100 increase in statistics (for untriggered probes)
- Requires smaller beam pipe, new detectors: [ITS](#), [MFT](#), upgraded TPC read-out chambers and readout electronics upgrade for other detectors
- New combined online-offline framework: O^2

Preserve ALICE uniqueness




- Low p_T measurements and particle identification

Upgrade in the 2nd LHC Long Shutdown (LS2) 2018/19



Full list and details of upgrade strategy:
ALICE LoI, CERN-LHCC-2012-012

ALICE INNER TRACKING SYSTEM BEFORE LHC LS2



- Tracking and particle identification
- Secondary vertex reconstruction (c,b decays), track impact parameter resolution: $< 60 \mu\text{m}$ ($r\phi$) for $p_T > 1 \text{ GeV}/c$ in Pb-Pb
- Prompt L0 trigger capability $< 800 \text{ ns}$ (SPD), eg. high multiplicity trigger in pp



The current Inner Tracking System (ITS) contains 6 layers of Si detectors:
 2 layers of Silicon Pixel Detectors (SPD)
 2 layers of Silicon Drift Detectors (SDD)
 2 layers of Silicon Strip Detectors (SSD)

MOTIVATION FOR A NEW INNER TRACKING SYSTEM


- Improve impact parameter resolution by factor $\approx 3(5)$ in $r\text{-}\varphi(z)$
 - move closer to IP (position of first layer): 39 mm \rightarrow 22 mm
 - reduce material budget X/X_0 / layer: from $\sim 1.14\%$...
... to 0.3% (inner layers) and to 0.8 % (outer layers)
 - reduce pixel size: $50\ \mu\text{m} \times 425\ \mu\text{m} \rightarrow O(30\ \mu\text{m} \times 30\ \mu\text{m})$
- Improve tracking efficiency and p_T resolution at low p_T
 - increase granularity: 6 layers \rightarrow 7 layers
- Fast readout (now limited at 1 kHz with full ITS):
 - Pb-Pb: up to 100 kHz
 - pp: several 100 kHz
- Fast insertion/removal
 - possibility to access for yearly maintenance

The new ALICE ITS will fully replace the present ITS !

PRESENT AND UPGRADED ITS PERFORMANCE




- Standalone track resolution improvement factor $\sim 3(5)$ in $r\phi(z)$ at $p_T \sim 200$ MeV/c
- Standalone tracking efficiency $\sim 90\%$ at $p_T \sim 200$ MeV/c
- Improvement in momentum resolution for standalone tracking



LAYOUT OF THE UPGRADED ALICE ITS

- 7 layers layout:
 - 3 layers of Inner Barrel
 - 4 layers of Outer Barrel
- Radial coverage: 22 mm to 400 mm
- η coverage: $|\eta| \leq 1.22$, for tracks from 90 % most luminous region
- Expected radiation level (innermost layer, including a safety factor 10):
700 krad (TID) and 1×10^{13} 1 MeV n_{eq} (NIEL)


~ 12.5 Gigapixels, binary readout
~ 10 m² of silicon



PIXEL TECHNOLOGY

- Requirements:
 - very thin sensors
 - very high granularity
 - cover large area
 - withstand modest radiation level
- Choice:
 - **monolithic silicon pixel sensors using TowerJazz 0.18 μm CMOS Imaging Process**

- high-resistivity (1-6 $\text{k}\Omega\text{cm}$) epitaxial layer on p-type substrate
- deep p-well to shield PMOS: true CMOS circuitry in the pixel




ALICE, CERN-LHCC-2013-024

Nwell diode output signal: $V \sim Q/C$

- minimize charge spread over different pixels
- minimize capacitance
- small diode surface ($\sim 100\times$ smaller than pixel area) and large depletion volume
- Moderate bias voltage on the substrate can increase depletion zone around the Nwell charge collection diode

PIXEL CHIP VERSIONS UNDER DEVELOPMENT



- Three pixel chip architectures under development: MISTRAL / ASTRAL and ALPIDE

- MISTRAL/ASTRAL: based on the ULTIMATE chip of the STAR PXL detector

- Decision on the ALICE Pixel Chip architecture for the ITS Upgrade: beginning of 2015

Specifications:

- Chip size: 15 mm x 30 mm
- Pixel pitch: $\sim 30 \mu\text{m}$
- Si thickness: $50 \mu\text{m}$
- Spatial resolution: $\sim 5 \mu\text{m}$
- Power density: $< 100 \text{ mW/cm}^2$
- Integration time: $< 30 \mu\text{s}$

PIXEL CHIP R&D

Dedicated R&D to develop an ALICE pixel chip since 2011

Several small scale and recently full-scale prototypes have been realized to ...



- ... improve Signal-over-Noise ratio (SNR)
- ... implement different read-out and front end architectures
- ... investigate radiation hardness

Architecture	Analogue prototype	Digital prototype	
		Small-scale	Full-scale
ASTRAL / MISTRAL	MIMOSA-32-X MIMOSA-34	MIMOSA-22THR-X AROM-0/1	FSBB A0 FSBB M0
ALPIDE	Explorer-0 Explorer-1	pALPIDE	pALPIDEfs

FSBB: Full Scale Building Block = 1/3 of a full chip

PIXEL CHIP R&D

ASTRAL / MISTRAL – MIMOSA-34





- Analogue, no in-pixel pre-amplification and CDS circuitry
 - sensing node optimisation: pixel size, epitaxial layer characteristics
- Pixel size varies from 22 × 27 μm^2 to 22 × 66 μm^2
- High detection efficiency even for large 22 × 66 μm^2 pixels

CDS: correlated double sampling

PIXEL CHIP R&D

ALPIDE – EXPLORER 1

ALICE, CERN-LHCC-2013-024



- Analogue, variable integration and readout time, 20 and 30 μm pitch
 - Study: charge collection, reverse bias, noise, epitaxial layer thickness
- Cluster charge increases linearly with the epi. layer thickness
- Optimum value of back bias depends on epi. layer thickness
 largest seed SNR: HR-30 for $V_{bb} = -6 \text{ V}$, HR-20 for $V_{bb} = -1 \text{ V}$

PIXEL CHIP R&D

Digital prototypes

ASTRAL/MISTRAL – MIMOSA22THR

- in-pixel pre-amplification and CDS circuitry
- parallel column readout and discriminators at end of column
- $22 \times 33 \mu\text{m}^2$ pixels
- ... to validate upstream part of MISTRAL and most of ASTRAL readout

ALPIDE – pALPIDE

- in-pixel front-end
- binary readout
- in-matrix sparsification
- $22 \mu\text{m}$ pitch
- ... for optimization of in-pixel front-end with binary readout and priority encoder


Achieved at the DESY test beam measurements (3 to 6 GeV e^- and e^+ beams):

- Detection efficiency: $> 99 \%$
- Fake hit rate: $\approx 10^{-8}/(\text{event} \times \text{pixel})$
- Spatial resolution $\approx 5 \mu\text{m}$
- Performance of small scale digital prototypes complies with ALICE requirements

PIXEL CHIP R&D

ASTRAL / MISTRAL – MIMOSA-32ter, Radiation hardness

ALICE, CERN-LHCC-2013-024





Analogue, in-pixel pre-amplification and average noise subtraction
– in-pixel circuitry optimisation, radiation hardness

In-pixel circuitry is adequate for the expected radiation levels

PIXEL CHIP R&D

Explorer-0 radiation hardness




ALICE, CERN-LHCC-2013-024

Explorer 0 irradiated to 1×10^{13} $1\text{MeV } n_{\text{eq}} \text{ cm}^{-2}$

- 2 bias settings (-1V, -6V), N-well diode: $7.6 \mu\text{m}^2$ with $1.04 \mu\text{m}$ spacing
- Single pixel cluster signal remains stable at a level of a few percent
- Noise increases by 5-15% (different pixel sizes and diode geometries)

PIXEL CHIP R&D

Full scale prototypes




Chips received from foundry in late Q2/2014

Laboratory and beam-tests are on-going

MISTRAL FSBB (M0):

- $1.37 \times 0.92 \text{ cm}^2$
- 416×416 pixels, $22 \times 33 \mu\text{m}^2$
- Double-row read-out at 160 MHz clock frequency
- On-chip 3-stage sparsification
- 2 versions fabricated, each with 2 slightly different sub-arrays





Full scale ALPIDE prototype chip:

- $3 \times 1.5 \text{ cm}^2$
- 1024×512 pixels, $28 \times 28 \mu\text{m}^2$
- In-pixel discriminator and sparse priority encoder readout
- Matrix divided into 4-sub sectors with different pixel types

FIRST RESULTS OF THE FULL SCALE PROTOTYPES


ALPIDE:

- **Currently:** test beam at CERN PS
- Efficiency close to 100% (first measured at BTF Frascati)
- Low fake hit rates
- ENC noise: 5-10 e, threshold RMS: 5-20 e
- Resolution $\sim 5.5 \mu\text{m}$, incl. $3 \mu\text{m}$ error on tracking
- **Soon:** back bias and irradiated results




MISTRAL FSBB:

- **Currently:** lab. characterization
- Fabrication yield satisfactory
- Uniformity: similar chip-to-chip TN and FPN
- Test beam: CERN SPS in Oct 2014



Temporal noise (TN) Fixed Patter Noise (FPN)



SUMMARY

- The new ALICE ITS with 7 layers of monolithic silicon pixel detectors will be installed during LS2 of the LHC in 2018/19 completely replacing the present ITS
- Different architectures for the pixel chip have been explored
 - performance of small scale digital prototypes complies with requirements of pixel chip
- Full-scale prototypes are currently being characterized leading to a decision on the ALICE Pixel Chip architecture for the ITS Upgrade in the beginning of 2015