

LMU München - Excellence Cluster Universe

The DEPFET pixel vertex detector for the Belle II experiment at SuperKEKB

36th International Conference on High Energy
Physics

Stefan Rummel
on behalf of the DEPFET Collaboration

Stefan.Rummel@lmu.de





- CNM/IFAE, Barcelona
- Charles University, Prague
- DESY Hamburg
- IFCA Santander
- IFIC Valencia
- IFJ PAN, Krakow
- IHEP, Beijing
- KEK-PF, Tsukuba
- LMU Munich
- TU Munich
- MPI Munich / HLL
- University of Barcelona
- University of Bonn
- University of Heidelberg
- University of Giessen
- University of Göttingen
- University of Karlsruhe



www.depfet.org




- The SuperKEKB project
- The DEPFET concept
- The DEPFET-PXD
 - Mechanical engineering
 - Cooling
 - Module concept
 - Data acquisition
- Outlook



- SuperKEKB is the successor of the KEKB accelerator currently holding the world record of integrated luminosity of 1024fb^{-1}
- Asymmetric e^+/e^- collider 10.4GeV @ $Y(4S)$ resonance
- Nano beam option + increased current

KEKB




	KEKB:	SuperKEKB
Current	1.6/1.2A	2.1/3.7A
Beamsizes (V/H)	1/150 μm	0.05/10 μm
Luminosity	2×10^{34} 1/cm ² /s	8×10^{35} 1/cm ² /s

→ Target: 8×10^{35} 1/cm²s, aiming for 50ab^{-1}




- Upgrade of data acquisition, trigger and sub detectors
- Inner detector:
 - Silicon strip detector suffers from high occupancy
 - Two layers of pixel detector (PXD)
- Requirements for the PXD:
 - High hit density $\sim 8\text{MHz/cm}^2$
 - Radiation hardness $\sim 2\text{ MRad/y}$
 - Low momentum tracks ($<1\text{GeV}$)
 - Acceptance 17-155.

→ Goal: Pixel detector should not only withstand the harsh environment but also improve the performance of the inner detector



Depleted Field Effect Transistor baseline for the BELLE II PXD

- In pixel amplification of charge
 - Potential minimum under gate
 - Electrons modulate current in FET
 - Charge is removed via clear
-
- Low input capacity
 - Fully depleted operation - high sensitive volume
 - Charge collection always active



→ DEPFET allows to build low mass, high S/N detector





- DEPFET pixel cells arranged on grid
- Readout via rolling shutter mode
 - Select row
 - Read current
 - Reset row



→ Column parallel readout – fast readout

→ Low power dissipation in active area



- Three different ASICS needed:
 - Switcher
 - DCD (Drain Current Digitizer)
 - DHP (Data Handling Processor)
- PXD: frame time $20\mu\text{s}$ – 92ns row processing time



- Belle II pixel cell
 - Pixel size $50\mu\text{m}^2, 50 \times 75\mu\text{m}^2$
 - Optimized for
 - Fast charge collection
 - Fast clear
- Test beam characterization
 - Belle pixel cell
 - $50\mu\text{m}$ thin DEPFETS
 - 100ns row processing time





→ SNR for MIPs of 20-40
→ Resolution: $12.4\mu\text{m}$





DEPFET is developed and produced at MPI - Semiconductor lab (HLL) in Munich:

- Double sided process on high resistivity silicon
 - Detectors on wafer scale
 - Compatible thinning technology
-
- Low multiple scattering
 - Flexible device size

→ PXD baseline: $75 \mu\text{m} - 0.2\% X_0$






The first DEP-FETs on thin substrate

Mounting hole /
Data and Power

Within acceptance




DHP


DCDB

Switcher

- All silicon, mechanically self sustained module
- Incorporating all necessary electronics
 - Switcher for control
 - DCDB for digitization and DHP for data processing and transmission

- Tight mechanical constraints:
 - Beampipe @ 12mm radius
 - PXD @ 14/22mm
 - SVD @ 38mm radius
- Design of PXD incorporates:
 - Stable mounting allowing thermal expansion
 - Thermal management
 - Services for power and data transmission and cooling
- Detailed 3d design of the PXD ready










- 360W power dissipation while operation
 - Dominated by readout ASICs outside of the acceptance
 - Power consumption in active area $\sim .4\text{W}/\text{cm}^2$
- Active area cooled by cold air
- Modules mounted directly on cooled mounting block
 - Direct thermal contact
- Cooling of PXD demonstrated


CO₂ cooling channels



Air inlets

Mounting block






- On module digitization and zero suppression
 - Rate ~4.6Gbit/s (550MB/s) per module @ 3% occupancy
 - Would dominate complete BELLE II data
- Online Pattern recognition with the strip detector to identify physics hits
- Further data reduction to 1/30



- Expected performance including the 4 layer strip detector:



PXD in a nutshell:

- Two layers: at 14,22mm radius
- Pixel size 50x50 μm^2 , 50x75 μm^2
- Thickness: 75 μm
- Material budget: 0.2% X_0
- Pixel: 8M
- Radiation hardness: 10MRad
- Frame time: 20 μs

BELLE II Silicon: 2 + 4 Layers, Pixel + Strips


→ DEPFET PXD will significantly improve z-vertex resolution of the inner detector



- The SuperKEKB upgrade aims for a peak luminosity of $8 \times 10^{35}/\text{cm}^2\text{s}$
- A 2 layer pixel detector based on DEPFET will be installed
- The PXD will improve the IP resolution even in an environment with significantly increased background
- Design of PXD is well advanced
 - Pixel cell
 - Mechanical design and cooling
 - Readout electronics and data acquisition
 - Module design
- PXD ready by mid 2015





Backup





- Half modules must be mechanically connected to form a complete PXD module
- Face to face gluing
- Reinforcement with 3 ceramic inserts
- Resilient to bow up to 1mm and a tension of ~40N





→ 0.19 %X₀ in total

Silicon contribution (0.15%)




Backgrounds:

- Touschek scattering (intra-bunch scattering)
- Synchrotron radiation
- Beam-gas scattering
- Radiative Bhabha
- 2-photon process generated electrons

- Latest estimate L1/L2: 1.9Mrad/y / 0.6Mrad/y
- Expected PXD occupancy ~0.9%/0.4%
inner/outer layer

1.9Mrad/y



All backgrounds / Layer 1



- Zero suppression on module level
- Online pattern recognition to reject background
- Online silicon only tracking

