

General Electronics Planning

FE ASIC

Define electronics system for TP,
Formation of design teams.

ASIC design starts



Submission of FE ASIC (VFAT3/GdSP)

Readout systems

2011

Short Term :

VFAT2 , Turbo hardware and Labview DAQ software

2012

We are here.

Medium Term :

VFAT2 + SRS

Off Detector
uTCA development

2014

Long Term :

2015

Full and final system
On & Off detector electronics.
VFAT3/GdSP + GBT + uTCA system

Analog Building Blocks

Module	Task	Status (% done)	Notes	Institute
Front End Preamp, Shaper, [Comparator VFAT3]	Specification	70%	Done : Preamplifier & Shaper, Programmable gain, shaping time, very low power.	CEA Saclay
	Schematic & Simulation	70%		
	Layout	0	To add : Dynamic range verification, leakage I comp., power pulsing technique	
	Post Layout simulation	0		
	Prototype	0		
Varilog AMS model	0			
CBM	Specification	80%	Done : DAC schematic, layout, first sch. Simulations of cal. Pulse (I&V) injection.	INFN- Bari
	Schematic & Simulation	50%		
	Layout	30%	To add :Optimise layout size, Bandgap, ADC, temperature monitoring	
	Post Layout simulation	0		
	Varilog AMS model	0		
SAR ADC	Specification	70%	Industrial publications get better each year.	AGH or bought IP
	Schematic & Simulation	-	AGH submitted prototype with very similar spec.s	
	Layout	-		
	Post Layout simulation	-	To do: Adapt AGH prototype to fit layout or buy IP	
	Prototype	-		
	Varilog AMS model	0		

In general, the analog blocks are progressing well .

Digital Building Blocks


Module	Task	Status (% done)	Notes	Institute
DSP	Research Specification High level sim Verilog code & sim. Gate level RTL and verification	20% - 20% -	So far : Starting blocks from SALTRO First investigation in common mode sub. To do : Common mode, BC1 in continuous mode, TOT R&D, specification for centre of gravity	ULB (simulation) Spec.s : + CERN Verilog code : ? Verification : ?
Interface Protocol: (Slow Cont. TTC, Data Stream, Sync)	Research Specification High Level sim Verilog code & sim. Gate level RTL and verification	10%	Largely at the Research before specification stage.	INFN-Bari ?
SRAM	Specification Verilog Gate level RTL Verification	-	64x128 (also 64x256) SRAM prototype being submitted in May 2012.	CERN
Control Logic	Specification Verilog Gate level RTL Verification	-		?

There is a need for extra participation in the digital design.

From definition of specification, high level description and simulation to gate level RTL and verification.

Expanding to other applications

Motivation : Shared cost and additional manpower resources



Meetings and communication

Online meetings

Regular online meetings for 10 minutes
review on each sub module.
Bi-weekly (Thursday mornings) ?

Physical meetings

2 Days, 3 month intervals ?
At CERN.