

GEMs for CMS Workshop




P. Aspell CERN Workshop April 2012

Front-end Microelectronics Design VFAT3/GdSP ASIC design

2 Trigger & Tracking Front-end architectures considered.





VFAT3:

Front-end with programmable shaping time.

Internal calibration.

Binary memory

Interface directly to GBT @ 320Mbps.

Designed for high rate (10kHz/cm^2 depending on segmentation)

Approx. 8-10 man years of design work expected .

GdSP:


Similar to VFAT3 except has an ADC / channel instead of a comparator.

Internal DSP allows subtraction of background artifacts enabling a clean signal discrimination.

Centre of gravity a possibility to achieve a finer pitch resolution (if needed).

P. Aspell CERN Workshop April 2012

Microelectronics design



Design team not yet complete .

P. Aspell CERN Workshop April 2012

Aim to complete design by 2015.

3

Coordination : Paul Aspell, CERN