



GdSP ASIC Front end design

CMS GEM Upgrade Workshop III CERN, Thursday, April 19, 2012

Fabrice Guilloux on behalf CEA/IRFU group





SALTRO16



Luciano Musa	. S-Altro Specs. & Architecture
Paul Aspell	Coordinator of design
Designers :	
Massimiliano De Gaspari	Front-end + ADC
Hugo França-Santos	ADC core
Eduardo Garcia	Data Processing & Control

Designed in 2009-2010 Beautiful success. First chip integrating low noise FE, ADC & DSP

Technology : IBM 130nm CMOS

		21	
	Challen and the state of the st		e 🖉 🖓
SECURISES DISEASES \$7.1 12.100 (1)	Planded and in [
AN INCOMENTS AND			======================================
	A COLORADOR D		
	Deterministrati		
STRATEGICE BIGERSEN B	Present and		
			12
	CONTRACTOR OF THE		-
Parasirata Biraisrata Biris Part (S. 1	A THE CONTRACTOR OF		
R ATAL SIG ACAN REP ATAL ATAL SA I I I I I I I I I I I I I I I I I I			
	CALCUMATE CONTRACTOR OF THE		
			- 222
			453 😐
			12 - L
S ACMARIS NOR , DIS ACAS ACA, DE 1977 (D. 2) (CARANA D S ACMERIS NOR , DIS ACAS ACAS ACA (D. 1977 (D. 1977))	C. LEW CONTRACTOR		
A DISTRIPTION NORMALS DIS DIS 1.1 2 4.2 1 14 19 19 19 19 19 19 19 19 19 19 19 19 19			
			- 送き
Catalisatal References and the second s			
		The survey of the local division of the loca	
A CAMPANESI ANA CAMPANYA ANA ANA ANA ANA ANA ANA ANA ANA ANA			100
	THE REAL PROPERTY OF THE REAL		22
RATARSKARAN DEGREGERATER ALTER ANTER Ratarskerat degrafikation alter alter 2	Files and the second		
STINUTURE DISTINGTION OF THE OWNER		Contra Calif	
ARTHUR AND			
TATATINATINE PROPERTY AND A DESCRIPTION OF A DESCRIPTION OF A DESCRIPTION OF A DESCRIPTIONO			
		THINKING THINKING	



3



SALTRO16: Power consumption

	Power domains: PASA analog ADC analog ADC digital Digital core Digital Pads Succ	PASA ~8mW/ch, ADC 36mW/ch @40MHz Digital functions ~114mW Total power ~ 750mW
	Power Di c	stribution for 16 hannels
		PASA ADC
	Large gain are possible here	Digital functions
	It is clear that the ADC design to small channel	power consumption limits the s counts.
Ē	But times are changing.	

CMS GEM Upgrade Workshop III

fabrice.guilloux@cea.fr

19/04/2012

19/04/2012

GdSP ASIC

- Join effort to have one ASIC for 2 projects. Or at least large common parts.
 - LCTPC (AIDA)
 - specifications derived from SALTRO16 (slower, low cap)
- Muon CMS upgrade : Common end
 - First option : VFAT3 ASIC = PSD chip
 - Second option : GdSP ASIC
 - Specifications derived from previous VFAT2 (faster, high cap)
 - The technology issue:
 - Long term project (> 2014-2015)
 - Uncertainties on the future of IBM 130nm?
 - Cern is moving to TSMC technology for 65nm technology.

 - Development ~ frozen during few months (simulations only):
 - Decision now taken to go on with IBM 130nm.



TU - CEA Saclay titut de recherche ur les lois fondamentales



VFAT3

GdSP









GdSP ASIC

Focus on front end



VFAT3







GdSP Front End specifications

• Technology :

CMOS 130nm ; Power supply 1.2V

	Parameter	VFAT2	SALTRO	VFAT3 / GdSP
From Paul Aspell	Polarity	dual	dual	dual
	Shaper peaking times (ns)	22	Programmable : 30, 60, 90, 120	Programmable : 25, 50, 100, 200, 400 ?, 600 ?
	Gain (mV/fC)	60	Programmable : 12, 15, 19 & 27	Programmable: Values TBD

• Shaping times :

- ▶ 25 ns → Silicon Strip Detector (demanding for power)
- ▶ 100 ns → Gazeous Detector (optimum from our knowledge)
- ► 500 ns → Micromegas Detector with resistive layer (may be not necessary now)
 - $\hfill\square$ Idea to reduce the set of shaping times by applying latter a digital filter to obtain longer shaping
- (Shaper + Gain) programmable through slow control





GdSP Front End specifications

	Parameter	VFAT2 (IBM 0.25)	SALTRO (IBM 0.13)	VFAT3 / GdSP (IBM 0.13)
From Paul Aspell	Linear range	+- 12fC	I 50fC	100fC,TBD
	Input capacitance (pF)	20	0-20	15 - 20 - 30 - 60
	Noise	~500e + 40-60e/pF @ 25ns	See previous talk	< SAltro /VFAT

Starting from data measured on ABCN (130nm design by Jan Kaplon for ATLAS SCT):

* 800 e- @ 5pF, tp=22ns, 100µW

* assuming serie noise only + strong inversion for the input transistor

→ we can hope 530 e- @10pF, tp= 100ns, 200µW

→ Ultra Low power low noise design seems feasible

Parameter	VFAT2	SALTRO	VFAT3 / GdSP	This FE study
Power (mW/channel)	I.5 (IBM 250nm) (incl. comparator)	8	<<	< 0.24 (CSA only)
7	CMS GEM Upgrade Wor	kshop III fabrice.guil	loux@cea.fr	19/04/2012





GdSP Front End : pre-amp study

- Simulations : pre-amp + biasing + shaper (still to be optimized)
- Pre-amp in CSA configuration (transimpedance should be optimized for a single Cin)
- Global Architecture not frozen yet
 - Two types of low frequency feedback + PZ cancellation schemes tested:
 - Current conveyor
 - MOS transistors







GdSP Front End : pre-amp study

CSA Structure

- Low gain from intrinsic transistor parameters
 - ► (1) Simple common source : G ~ 30dB
 - (2) Common source + cascode for the input : G ~ 39dB
 - (3) Common source + cascode for the input + cascode for the load : G ~ 47dB
 - (4) Common source + regulated cascode for the input + cascode for the load : G ~ 73dB
 - (5) Common source + regulated cascode for the input + regulated cascode for the load : G ~ 86dB
 (5) → As in Jan Kaplon design
- Chosen architecture : regulated folded cascode
 - Flexible architecture
 - Input transistor : weak inversion
 - Gain bandwidth noise power consumption tradeoff.



CMS GEM Upgrade Workshop III fabrice.guilloux@cea.fr





GdSP Front End : pre-amp study

- Simulations : preamp+ biasing + shaper
 - Cd = 30pF
 - Cf = 200 fF; $Rf \sim 50 M\Omega$
 - $T_p = 100 ns$
 - lin = 70μA => 90 μW

- Cd = 30pF
- Cf = 200 fF; $Rf \sim 50 M\Omega$
- $T_p = 25 ns$
 - lin = 200µA => 240µW



10

19/04/2012





GdSP pre-amp study (pre-amp + ideal shaper)





12



GdSP pre-amp study (pre-amp + ideal shaper)

Simulation of pre-amp, ideal shaper (tp=100ns).







Conclusions

- A GDSP design common for CMS and LCTPC is seriously considered.
- A low noise front-end part seems to be feasible with a power significantly lower than in PASA/SALTRO
 - Pre-amp : Folded cascode most flexible solution
 - PZ + shaper still studied
 - MOS resistor feedback promising
 - Linearity still to be studied
 - Impact from leakage current
- After the long simulation phase, the next step is to go to a prototype (front end only)









Backup : GdSP ASIC

- Readout circuit for TPC
- Architecture based on Saltro I 6 ASIC
 - Pre-amp / Shaper front end
 - Analogue to Digital Converter
 - Digital Signal Processing
 - Static Random Access Memory
 - New interface : GBT E-link developed by CERN



Design optimization

- Keep main specifications of SALTRO16 + extend capability on fast signal (from VFAT2)
- Low power consumption driven design !





Backup : From SALTRO16 to GdSP

- Larger number of channels (16 => 64) → more compact
- Lower power consumption:
 - ADC
 - Front-end
- Larger versatility, programmability (gain, shaping, range of Cin)
- Optimization of DSP + new readout
- But large design effort required (~10 man.y) and (S)ALTRO team is no more available:
 - Common design for CMS muon upgrade and for LCTPC.
 - International design team led by P.Aspell (CERN).







Backup : Space resolution of Micromegas with resistive layer in function of the peaking time

The optimum is found for a peaking time around 600 ns.







Backup : Track in a TPC

The spatial resolution is manly given by the adjacent PADs.

For a Micromegas operating at low gain (~1000):

- The main PAD collects about 3.2 fC
- Setting a limit at 1/10 of the main PAD, the minimum charge required to be detected is 0.32 fC → 2000 e-
- Noise limit ?