The Gigabit Link Interface Board (GLIB)

Paschalis Vichoudis, PH-ESE-BE

Opto Working Group Mini Workshop, 2012.06.08

THE GLIB IS: an evaluation platform and an easy entry point for users of high speed optical links

THE GLIB IS TARGETED FOR:

- optical link evaluation in the laboratory
- control, triggering and data acquisition from remote modules in beam or irradiation tests



OVERVIEW



HARDWARE

ARCHITECTURE



FIRMWARE



INCLUDES



COMPATIBLE







more info

FMC

USER LOGIC EXAMPLE



FIRMWARE

SVN REPOSITORY

WebSVN - ph-ese - Rev 413 - , ×								_ 0	X
← → C 🔒 https://svnweb.cern.ch,	/cern/wsv	n/ph-ese/be/amc_glib/tags/am	c_glib	_1.1.0/firm	nware/src,	/?#a1c5	048215fbc2:	3964E 🏠	3
								SSO Log	zout
SUBVERSION REPOSITOR	IES 🥥	PH-ESE			🞯 Engli	sh - Engl	ish	•	
									-
(root)/be/amc_glib/tags/a	mc_gli	b_1.1.0/firmware/src	:/ -	Rev 413	3		Rev HEAD	Go	
🖣 Rev 403 📝 Last mod	dification	🛃 Compare with Previous [🗌 Vie	w Log 📒	Download	1 🔝 R:	SS feed		
	D 11							DCC	
	Path	he/	412	ast modifie	ation	Log	Download	KS2	
Rev 411 2012-06-06 09:39:43		. 🖻 amc glib/	413	1d 06h	vichoudi		🚍 Download		
Author: vichoudi		branch/	201	127d 01h	vichoudi	Log	Download	RSS	
			411	1d 06h	vichoudi	Log	— 🚍 Download	🔊 RSS	
Log message:		📄 amc_glib_1.0.0/	254	99d 23h	vichoudi	🔲 Log	😑 Download	🔊 RSS	
		📄 amc_glib_1.0.7/	361	43d 00h	vichoudi	🔲 Log	😑 Download	🔊 RSS	
		📖 📄 amc_glib_1.1.0/	411	1d 06h	vichoudi	🔲 Log	😑 Download	🔊 RSS	
		📴 doc/	410	1d 07h	vichoudi	🔲 Log	🚍 Download	🔊 RSS	
		📄 firmware/	403	2d 02h	vichoudi	🔲 Log	😑 Download	🔊 RSS	
		吂 projects/	403	2d 02h	vichoudi	🔲 Log	😑 Download	🔊 RSS	
		📄 src/	403	2d 02h	vichoudi	🔲 Log	😑 Download	🔊 RSS	
		📄 system,	403	2d 02h	vichoudi	📃 Log	🖶 Download	🔊 RSS	
		📴 user/	403	2d 02h	vichoudi	Log	🖶 Download	RSS R	
		🔁 software/	410	1d 07h	vichoudi	Log	🚽 Download	RSS	
		📖 📴 trunk/	410	1d 07h	vichoudi	🔲 Log	岩 Download	🔊 RSS	-

GBT FPGA HDL core improvements

- Minimized the latency (20-bit MGT interface instead of 40)
- Adapted the HDL core to Virtex-6 features for deterministic operation

Demonstration of GBT communication

- between a GLIB and the GBT evaluation board
- between two GLIB cards with unrelated clocks

Successful implementation of GLIB PC interface

- Gigabit Ethernet in Stand alone mode and in a μTCA crate

Successful integration of FMC modules for I/O expansion

Firmware architecture for facilitating user development

- Separated system/user parts
- All complexity interfacing/controlling on-board circuitry transparent for user

> Delivery to beta users

- GLIB HW/FW/SW/doc to CMS, ATLAS & ALICE
- continuous support

> Big interest from the community

- 4 experiments, 10 projects, 20 users, 30 GLIB by end 2012







ENERAL	CLOCKING	SFP	LOW LEVE	L ACCESS	DEBUG	USER
Con	munication by Ethernet PCle		Glib ip 🗌	192.	168.0.111	Glib por
File Re	e gisters ch\dfs\Users\l'	(llobato\C	Desktop\GG\r	egisters.xm	1	
File Re Ncern.	egisters chìdfs\Users\l ect Xml File	llobato\C	Desktop\GG\r Load Regist	egisters.xm t ers	Ĩ.	
File Re Ncern. Sel	egisters ch\dfs\Users\I ect Xml File	(llobato\E	Desktop\GG\r	egisters.xm ters	I	
File Re Ncern. Sel	egisters ch\dfs\Users\l' ect Xml File structions	llobato\E	Desktop\GG\r Load Regist	egisters.xm t ers	1	

TTC FMC



VERSATILE LINK FMC





PCIe ADAPTER







GUI

garma	
CLOCKING SFP LOW LEVEL ACCESS DEBUG USER Communication by Glib ip 192.168.0.111 Glib port 50001 Ethernet PCle	ading Registers ished.
File Registers [\tcern.ch\dfs\Users\\\liobato\Desktop\GG\registers.xml	
Select Xml File Load Registers File Instructions	
Select Xml File Execute Instructions Read Board Info	
Board Info Board Temperature	
Version 1.0.5 (2012/02/19) Serial Number 0004A32E34A8 Deard id CUD	
sys_id LAB	
FMC1 presence Clock Synthesizer Locked FMC2 presence Clock Synthesizer Phase Status	
	Clear

GUI



GUI

egisters	Register Details Loading Registers Finished. Starting the communication Starting the communication	
PGA1	Type Address Nask Offset Width Data 0 received= 474C4942	
 board_id board_id sys_id firmware_id test_reg ctrl ctrl_2 status_2 ctrl_sram status_sram spi_btdata spi_btdata spi_command spi_pridata i2c_settings i2c_command i2c_reply sram1_space sram2_space user_wb_space 	LEAR 0x00000000 11/4 11/4 11/4 Register Address	

Very advanced stage: although only 2-year old project

Prototypes are already delivered to beta users: since 2011

Big interest from the community: 4 experiments, 10 projects, 20 users, 30 GLIB

Production: first batch before end 2012

Spin-offs: TTC FMC, improvements of GBT-FPGA HDL core