

Applications in Particle Ph ysics

PSD Themis Bowcock

Introduction

- • Concentrate on applications
	- –Many new ideas in other session
	- –Active R&D for an experiments
- Do not attempt to produce exhaustive list
	- –So much exciting work happening
	- –Heavy dependence on electronics
- Flavour of some issues...
	- –Highly personal

History

Themis Bowcock

Particle Physics - Last 5 years

- Increasing concentration on solid state detectors –In PP less gas
- More emphasis on pixels (over strips)
	- strips \rightarrow engineering issues
- Progress on radiation hard Si
- \bullet Maturing of many technologies
	- Diamond
- Large progress
	- CMOS

News from LHC

- • PSD's figure highly in recent developments (see Chris Parkes' talk on opening day)
- • Commissioning
	- –Cosmic Rays
	- –Synchronization tests
	- Building up to criculating beam (10th Sept)

ATLAS

Atlas SemiConductor Tracker in numbers:

- \cdot 61 m² of silicon, 6.2 million readout channels
- 4088 silicon modules, arranged to form 4 Barrel layers and 18 Disks (9 each end)
- \cdot Barrel : 2112 modules (1 type) giving coverage $|\eta| \le 1.1$ to 1.4
- End-caps: 1976 modules (4 types) with coverage 1.1 to $1.4 <$ n| < 2.5
- \cdot 30cm $\lt R \lt 52$ cm

ATLAS MODULES

- * Single-sided p-implanted strips on n-type Si
- · Back-to-back sensors, glued to highly thermally conductive substrates for mechanical/thermal stability
- * 40mrad stereo angle between sensors
- 1536 channels (768 on each side), 6 chips/side
- Binary readout
- * Optical communication to DAQ
- 5.6W/module (rising to ~10W after 10 years LHC)
- up to 500V sensor bias
- Cooled to -8°C to limit sensor radiation damage

- · 2112 barrel modules • one shape
- · assembled at 4 SCT sites

Themis Bowcock

ATLAS

Single cylinder tests

Sept. 2005: outer layer in thermal enclosure

Dec. 2006: inner layer insertion

LHC Experiment Commissioning

Party 2000:00011100 00001100
 PSD Themis **PSD** Themis **PSD** Themis **PSD** Themis **PSD** Themis **PSD** Themis Early 2008: Cosmics observed

CMS modules

OSO

Themis Bowcock

CMS

LHC Experiment Commissioning

June 15, 2008: ALICE saw first hits in silicon pixel detector During clockwise beam **PSD**
PSD Themis Bowcock
Themis Bowcock

22nd August

Reconstructed tracks!

QSq

Themis Bowcock

In a few weeks...

• Real tracks and vertices from the next generation of detectors (See the next PSD!)

Themis Bowcock

Other experiments

• D0

21

Themis Bowcock

Type Inversion

Build

• The effort to get the CERN experiments ready dominated the last few years

–A few builds still in progress

• E.g. LHCb "spare" VELO using n+p technlogy

3D

- •Array of electrode columns passing through substrate
- •Electrode spacing << wafer thickness (e g 30 (e.g. μm:300μm)
- •**Benefits**
	- – $\rm V_{depletion}$ ∞(Electrode spacing)²
	- –Collection time $\mathsf{R} \propto \mathsf{Electrode}$ spacing
	- –Reduced charge sharing
- •More complicated fabrication - micromachining

Finished 3D devices

Typical device layout – Strip detector, 80 μm pitch

Hawaii/Stanford/Manchester cont.. Stanford fabricated devices
•FP220 in ATLAS trigger
•FP220 in ATLAS trigger

•Most advanced radiation results **PSD**
PSD
Themis Bowcock •Results for different pixel configurations After irradiation
Themis Bowcock

FBK (Trento) Maurizio Boscardin *et al.* ²⁹

Vrev [V]

PSD Terms Bowcock
 PSD Terms Bowcock
 PSD Themis Bowcock

A

W

C

3D Summary

- • 2008: the year 3D moved from hand-crafted to IKEA-rised ?– Double sided 3D detectors
	- –(semi) commercial fabrication
- 3D strip detectors
- 3D pixel detectors

- **rad hard:** mm to cm from SLHC beam
- **PSD** Reduced charge sharing, edgeless
Reduced charge sharing, edgeless

Diamond

ATLAS diamond pixel modules

GS

- Single chip and full modules bump-bonded at IZM (Berlin), constructed and tested in Bonn
- \blacklozenge Operating parameters: Noise 140e, Threshold 1450-1550e, Threshold Spread 25e, Overdrive 800e

Diamonds

← Further Progress in Charge Collection

300 μ m collection distance diamond attained in wafer growth $FWHM/MP \sim 0.95$ – Working with manufacturers to increase uniformity scCVD - Full charge collection, fast, large signals, Getting larger? New manufacturers

♦ Radiation Hardness of Diamond Trackers

Using trackers allows a correlation between S/N and Resolution With Protons:

o Dark current decreases with fluence

 \circ E=1V/ μ m: 15% S/N loss at 2.2 \times 10¹⁵/cm², 33% signal at 1.8 \times 10¹⁶/cm²

o pCVD and scCVD have same damage curve

♦ Diamond Pixel Detectors

Successfully tested a complete ATLAS module and scCVD module

o Excellent correlation for both between telescope and pixel data - stable op Diamond R&D Approved by ATLAS for LHC Upgrade R&D

♦ Beam Conditions Monitoring

<u>၉</u>

Themis Bowcock

scCVD pixel

The First scCVD ATLAS diamond pixel detector

• The hitmap plotted for all scintillation triggers with trigger in telescope. \bullet The raw hitmap looks goods - \sim 1 dead pixel

PSD Themis Bowcock

CMS

Weakest point in present system is amount of material Electron & photon conversions Hadronic interactions

Future power estimates

- \bullet • Some extrapolations assuming 0.13µm CMOS
	- Pixels 58μ W -> 35μ W/pix
		- NB sensor leakage will be significant contribution
	- Outer Tracker: 3600 µW -> 700µW/chan
		- Front end 500µW (M Raymond studies)
		- Links170µW (including 20% for control)
	- PT layers: 300µW/chan - most uncertain
		- Front end 50µW (generous extrapolation from pixels)
		- Links100µW (including 20% for control)
		- Digital logic 150µW (remaining from 300µW)
		- 100µm x 2.5mm double layer at R \approx 25cm => 11kW
- •• More detailed studies needed
	- sensor contribution not yet carefully evaluated
	- internal power distribution will be a significant overhead

Power delivery

- •• Perhaps the most crucial question
	- although estimates of power are still imprecise, overall requirements can be estimated
	- we must reduce sensor power with thin sensors
		- finer granularity should allow adequate noise performance
	- and attempt to limit channel count to minimum compatible with tracking requirements (simulations!)
- \bullet total readout power expected to be ~25-35kW
	- in same range as present system so larger currents required
- \bullet Radical solutions required
	- serial powering or DC-DC conversion
	- neither are proven and many problems remain to be solved

Comment

- • Reducing power/pixel/strip is a good feature of reduced processing sizes
- • But increasing density of pixels/strips increases the density
	- – Supply of power and hence requirement of cooling and minimizing mass is now limiting designs

P-type / ATLAS

- *p*-type detectors most natural solution for e collection on segmented side
- $\,$ n-side read out $\,\rightarrow$ lower collection time
- No type inversion
- No backplane processing
- Easier to handle (no need to take care of special gluing on the backside due to the presence of guard-rings. Possibility of operating under-depleted before irradiation)
- *….and up to 60% discount with respect to ⁿ and, up nin-n!*
- •Thin wafers easier

Results

Outstanding results achieved: studies of charge collection of irradiated detectors pushed to 1x1016 n cm-2.

Prel. results at 1.5x1016 n cm⁻² available. Significant signal even after these very high doses.

PSD Themis Bowcock

Driving forces

- • Future experiments ILC
	- –– But also Belle Upgrades
	- –Super-B etc
- High resolution
- Low mass
- Radiation tolerance
- Speed

Vertical Integration

- •This has been a "dream" for many years
- More complex detectors, low mass
- •Liberate us from bump/wire bonding

3D integration plans with commercial vendors

- **- Advantages of the Tezzaron/Chartered process:**
- **No extra space allotment in BEOL for 3D TSV,**
- **3D TSVs TSVs are very small very small, and placed close together, , and**
- **Minimal material added with bond process process,**
- \rightarrow 35% coverage with 1.6 µm of Cu => Xo=0.0056%,
- **No material budget problem associated with wafer bonding bonding,**
- **Advanced process 0.13** μ**m and below**
- **Good models available for Chartered transistors transistors,**
- \rightarrow **Thinned transistors have been characterized,**
- **Process supported by commercial tools and vendors,**
- **Fast assembly + Lower cost (12 3D processed wafers 3D @ \$250k in 12 weeks) 12 weeks),**

3D integration plans with commercial vendors

- Another demand for 3D assembly comes from detector/ROIC bonding; Fermilab is working with Ziptronix to do low mass bonding with DBI to detectors. (FPIX chips to 50 um thick sensors.);
- Conventional solder bumps or CuSn can pose a problem for low mass fine pitch assemblies

Ziptronix - uses Direct Bond Interconnect (oxide bonding)

- • Ziptronix is located in North **Carolina**
- Fermilab has current project with Ziptronix to bond BTEV FPIX chips to 50 um thick sensors.
- • Orders accepted from international customers

Vertical Integration

- **3D I t ti i tt ti f n tegration is very a s attractive for highly granular detector systems,**
- **Bonding is low temperature process,** adds limited amount of high-Z material,
- •**3D-Integration may extend use of 11 certain detector type (MAPS) ,**
- **3D-Integration is starting to be a ailable in ind str vailable ustry,**
- •**• Will our community be able to afford?**

Other detectors concepts

- CCDs
- MAPS and DNW
- DEPFETs
- CMOS+SOI

FPCCD

The test-sample of FPCCD was produced in Mar., 2008 by Hamamatsu.

FPCCD test-sample

- Chip-size : $8.2 \times 7.5 \text{ mm}^2$
- Pixel size: $12 \times 12 \mu m^2$
- # of readout channels: 4
	-

• The several combinations of the waferthickness and amplifier-types were produced.

- ¾ Wafer thickness (epi) : 15μm, 24μ^m
	- \sim 24 μ m-ware has higher specific
- ¾ Amplifier : 7 types

MAPS R&D

- \bullet Proof of principle (APSEL0-2)
	- first prototypes realized in 130 nm triple well ST-Micro CMOS process
- • APSEL3
	- 32x8 matrix with sparsified readout
	- Pixel cell optimization (50x50 um 2)
		- Increase S/N (15 \rightarrow 30)
		- reduce power dissipation x2
- • APSEL4D
	- $-$ 4K(32x128) pixel matrix with data driven sparsified readout and timestamp
	- Pixel cell & matrix implemented with full custom design and layout
	- $-$ Sparsifying logic synthetized in std-cell from VHDL model
	- Periphery inlcudes a "dummy matrix" used as digital matrix emulator

Test Beam foreseen in Sep 2008

CMOS-sensors (MAPS) -sensors

Features **of the MIMOSA – detectors:**

- Single point resolution 1.5µm 2.5µm
- Pixel pitch 10 40 µm
- Thinning achieved 50 120µm
- S/N for MIPs 20 40
- Radiation hardness: 1MRad ; 1 x 10^{13} $\rm{n_{eq} / cm^2}$
- MIMOSA IV
- Time resolution \sim 20 µs (massive parallel readout)

DEPFET

FET gate . Intense R&D has been done for ILC pixel sensors clear gate p drain has been used in several experiments already! n clear . Technology is available in MPI only . Sensor size is limited by wafer size $50 \mu m \times 75 \mu m$: 215 x 512 pixel (adjustable) almost no gap in the acceptance . Not very rad-hard (tested up to 1Mrad) deep n-doping OK up to 8Mrad?? 'internal gate' depleted . Small power consumption n-Si bulk . Reset switcher chip: Voltage swing > 8V p back contact . Thickness 20μ m ~ 100μ m (adjustable for experiments) . Doubly-correlated sampling can be done \rightarrow low noise . 10kHz trigger rate, O-suppression, ~4pixels/hit, 32 bits/pixel includiing address Disadvantage: ~1% inefficiency . Data processing is done in subsequent chips on repeater system or in backend system

umplifier

P SOurce

A few thoughts

• Overestimate 5 year impact and underestimate 20 year impact

- Vertical Integration !

Themis Bowcock

Last PSD 2005

CONCLUSION

R&D MUST BE AMBITIOUS

 $\frac{\Omega}{G}$

PREPARE ANSWERS TO FUTURE CHALLENGES EVEN UNKNOV USE INDUSTRY TRENDS in Si towards '3D'

R&D MUST INCLUDE SYSTEM ASPECTS

ON-LINE, OFF-LINE ANALYSIS OTHER WORLD

Themis Bowcock

2008

- Massive Progress in many areas
	- 3D
	- –– CMOS devices (following industry)
	- –ⁿ+p detectors
- Smörgåsbord of technological choices
	- Which ones will make it into detectors?
	- Practicality and COST!
	- How many can be used in non HEP applications?
- Commissioning of major LHC detectors
- Launch of LHC upgrades
	- Will this boost or stifle R&D?

Summary

- •R&D healthy and innovative
- Detectors builders worry about prosaic issues
	- Power
	- Cost
	- Material
- New paradigms on the horizon...
- •PSD9 should be VERY exciting!